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High parasitic source/drain (S/D) series resistance is a bottleneck for achieving 
high drive current for complementary metal-oxide-semiconductor (CMOS) field-effect 
transistors (FETs) at 22 nm technology node and beyond. A major contribution of the 
S/D series resistance is the contact resistance Rc at the metal/semiconductor interface.  
Reducing the effective Schottky barrier height ΦBeff at this interface would reduce Rc.  
In this thesis, four different contact engineering techniques were explored to 
modulate the effective electron Schottky barrier height ΦBn,eff of silicide or germanide on 
silicon (Si), silicon-carbon (Si:C), and germanium (Ge) S/D materials. They were (1) 
ammonium sulfide (NH4)2S chemical treatment of Si before nickel (Ni) silicide contact 
formation, (2) deposition of a layer of dysprosium (Dy) on Si before Ni silicide contact 
formation, (3) Ni silicide contact formation on Si:C films with different substitutional 
carbon concentration, and (4) laser anneal of Ni on Ge.  
Ni mono-silicide (NiSi) formation after ammonium sulfide (NH4)2S treatment of 
Si introduced sulfur (S) donor-like traps at the NiSi/Si junction. The reduction in ΦBn,eff is 
attributed to the image-force barrier lowering effect induced by S donor-like traps, and 
the carrier transport mechanisms associated with trap-assisted tunneling, and generation 
of electron-hole pairs across the junction. 
Deposition of a Dy layer on Si followed by Ni silicidation formed Ni disilicide 
(NiSi2) inverted pyramids. The ΦBn,eff lowering effect is attributed to the high electric 
field at the tip of the inverted pyramid that increases the tunneling probability of the 
 viii 
 
electrons, and results in thermionic-field emission (TFE) being the dominant carrier 
transport mechanism at the NiSi2/Si interface.  
Nickel silicide (NiSi:C) formed on Si:C showed an increasing reduction in ΦBn,eff 
with an increasing substitutional carbon concentration content in the Si:C films. The 
ΦBn,eff lowering effect is attributed to the increase in electron affinity, arising from a 
decrease in the energy level of the conduction band edge, caused by strain and the 
intrinsic chemical effect of carbon in the epitaxial Si:C films grown on Si. 
Lastly, the lowering of ΦBn,eff by the formation of epitaxial Ni digermanide 
(NiGe2) on Ge (100) using pulsed laser anneal is attributed to the reduction in the density 
of interface states induced by dangling bonds. 
This thesis research provides potential contact technology options for advanced 
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1.1  Background: CMOS technology trends 
The basic operating principle of the metal-oxide-semiconductor field effect 
transistors (MOSFET) was first proposed by Julius Edgar Lilienfeld in 1925 [1.1]. The 
MOSFET was demonstrated in the year 1960 by Kahng and Atalla at Bell Labs [1.2].  
MOSFETs or transistors form the building blocks of integrated circuits (ICs) based on 
complementary metal-oxide-semiconductor (CMOS) technology. In the year 1965, 
Gordon Moore predicted that the number of MOSFETs on a chip will double about every 
two years [1.3]. For nearly five decades, the semiconductor industry has kept up with the 
pace of device scaling predicted by Moore. Device scaling has enhanced the performance 
and packing density of MOSFETs in ICs. However, sustaining the historical scaling-
driven performance improvement to meet the International Technology Roadmap 
Semiconductor (ITRS) [1.4] in the future has become increasingly difficult due to 
fundamental physical limitations. Device scaling requires that the gate length (LG), gate 
width, and dielectric thickness scale accordingly with the decrease of power supply and 
this approach currently faces many issues and challenges.  
Silicon dioxide (SiO2) was traditionally the gate dielectric used for silicon (Si) 
channel MOSFETs but it has reached its scaling limit of roughly 2 nm. At such a thin 
gate oxide thickness, a large gate leakage current due to direct tunneling occurs. The 
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increase in gate leakage current leads to an increase in the standby power dissipation, and 
is not desirable for low standby power applications (LSTP). A dielectric film with a 
dielectric constant (κ) larger than the dielectric constant of SiO2 (κ = 3.9) is needed. The 
use of silicon oxynitride, formed by introducing nitrogen into SiO2, helps to increase the 
dielectric constant and alleviates the boron penetration problem [1.5]-[1.6].   
Development of high-κ gate dielectrics, including hafnium dioxide (HfO2) and 
hafnium-based oxides, to meet the scaling requirements of ITRS has also progressed 
rapidly. In year 2007, Intel introduced hafnium-based dielectric in logic transistors at the 
45 nm technology node [1.7]. HfO2 has a fairly high dielectric constant (20 – 25) and a 
sufficiently large bandgap of 5.6 eV.  It is thermodynamically stable and has been scaled 
to an equivalent oxide thickness (EOT) of ~ 1 nm [1.8].   
To further extend transistor performance, the enhancement of carrier mobility in 
the channel through channel strain engineering, e.g. lattice-mismatched materials at the 
source/drain (S/D) regions [1.9]-[1.11] or high stress liners [1.12]-[1.13] have been 
demonstrated. Carrier mobility in the channel is increased through strain-induced 
modification of the electronic band structure [1.14].  Alternatively, high mobility channel 
materials such as germanium (Ge) or III-V [1.15]-[1.16] can also be adopted. By 
increasing the carrier mobility in the channel, the channel resistance is reduced and the 
MOSFET drive current is increased. 
However, LG scaling faces significant challenges. For example, high channel 
doping is required in planar MOSFETs to control short channel effects (SCEs), and this 
results in band-to-band tunneling across the junctions, gate-induced drain leakage (GIDL) 
and degradation of carrier mobility. The threshold voltage variation due to random 
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dopant variation also becomes more severe as channel length is scaled into the sub-20 nm 
regime.  
Fully-depleted SOI FETs or novel Multiple-gate FETs (MUGFETs) such as 
FinFETs or nanowire FETs with lightly-doped or undoped channels are potential 
candidates that would mitigate the effects associated with high channel doping and 
random dopant variation. In addition, such device structures suppress short channel 
effects due to improved electrostatic control of the channel potential by the gate.  Fig. 1.1 








High-κ gate dielectric and Metal gate electrode
Enhanced mobility and high-field transport via strain 
Fully depleted SOI FET
Multi-gate FET
Ge or III-V FET
 
 
Fig. 1.1.  The projected adoption of different materials or architectures as gate length is 







1.2  Source/drain series resistance as a performance limiter 
The linear drain current of a transistor is dependent on the resistances in the 
transistor. The resistances consist of the channel resistance RCh and the source and drain 
resistance RSD. The total resistance RTotal is given by  
                                                 RTotal = RCh + RSD .                                                         (1.1) 
Despite the advantages that come along with gate length scaling and strain 
engineering for Si MOSFETs, an emerging problem for CMOS technology is the 
significant contribution of the S/D resistance to the total resistance RTotal between source 
and drain contacts of the MOSFET. Controlling S/D series resistance (RSD) within 












































Fig. 1.2.  Channel resistance RCh and S/D resistance RSD shown as a function of CMOS 
technology nodes. At 32 nm technology node and beyond, RSD is projected to dominate the RTotal 
[1.17].   
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 Fig. 1.2 shows that as channel resistance RCh decreases with LG reducing and/or 
strain engineering, the S/D series resistance increases. At 32 nm technology node and 
beyond, the RSD is projected to dominate RTotal [1.17]. 
  However, the source resistance RS or the drain resistance RD can be further 
divided into three more components and they are the source/drain extension (SDE) 
resistance RSDE, the deep source/drain (DSD) resistance RDSD and the contact resistance 
RC at the metal and heavily doped deep source/drain interface. A more detailed 
expression of RS or RD is given by  
                                       S SDE DSD CR R R R= + + .                                                           (1.2) 
 The components of RS are illustrated in Fig. 1.3. The SDE component can be 
further divided into two components: the sheet resistance of the source/drain extension 
(SDE) region ,SH SDER  and the spreading resistance SRPR  due to current crowding into the 
thin layer of inversion channel from the SDE region and is given by [1.18]  
                                     ,SDE SH SDE SRPR R R= +                                                                (1.3) 





X W W X
ρ ρ⎡ ⎤⎛ ⎞= +⎢ ⎥⎜ ⎟⎝ ⎠⎣ ⎦
,                               (1.4) 
where SDEρ is the resistivity of the SDE region, JX is the SDE junction depth, W is the 
device width, S is the spacing between gate edge and silicide contact edge, and CX  is the 
















Fig. 1.3.  Cross-section schematic of a transistor, showing the resistance components. The 
total source and drain resistance is equal to 2(RC + RDSD + RSDE).  
 
 The DSD component can be expressed as  




ρ⎡ ⎤= ⎢ ⎥⎣ ⎦ ,                                                               (1.5) 
where DSDρ  is the resistivity of the DSD region and X is the DSD junction depth. Lastly, 
the contact resistance RC  is given by  




ρ ρ⎡ ⎤⎛ ⎞= ⎢ ⎥⎜ ⎟⎢ ⎥⎝ ⎠⎣ ⎦
,                                              (1.6) 
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⎡ ⎤Φ⎢ ⎥⎢ ⎥⎢ ⎥⎣ ⎦
. Nif is 
the active interfacial dopant concentration, ΦBeff is the effective Schottky barrier height, 
and C1 and C2 are constants. LC is the length of the contact silicide, and LT is the transfer 




The contribution of different S/D components to the total S/D resistance RSD is 
shown in Fig. 1.4. As the gate length is scaled, RC dominates the S/D resistance and 
contributes ~ 40 % to the total S/D resistance [1.19], therefore lowering the RC is of 
paramount importance. 























Gate Length LG (nm)
RC
 
Fig. 1.4.  Contribution (%) of RC, RSDE and RDSD to the total S/D resistance as the gate 




High mobility Ge-channel MOSFETs also face a similar problem. The large 
source/drain resistance in Ge n-MOSFETs is predominantly contributed by the large 
contact resistance RC that arises from a large electron Schottky barrier height at the metal 
and Ge interface [1.20]-[1.22] and the low activation of n-type dopants [1.23]-[1.24] in 
the S/D regions. The reason for a large electron Schottky barrier height is due to the 
strong Fermi level pinning effect related to the location of the charge neutrality level 
(CNL) near the valence band edge of Ge [1.21].  Fig. 1.5 shows the levels where different 
metals are pinned to when in contact with Si and Ge.  
 
Fig. 1.5.  The work functions of metals calculated from the vacuum level and the pinning 





1.3  Concept of Schottky barrier and effective Schottky 
barrier height 
A Schottky barrier is formed when a metal contacts a semiconductor and their 
Fermi levels are aligned at thermal equilibrium. An example of the Schottky barrier is 
shown in Fig. 1.6 (b). According to the Schottky-Mott theory, the Schottky barrier height 
ΦB for an ideal metal-semiconductor (MS) junction can be defined as the difference 
between the metal work function Φm and the electron affinity χs of the semiconductor 
[1.25] and is given by, 




















Fig. 1.6.  Energy band diagram of an ideal metal-semiconductor (MS) Schottky contact (a) 







However, experimentally, the Schottky barrier height is not simply related to the 
work function and the electron affinity. The Schottky barrier height is strongly influenced 
by Fermi level pinning caused by metal-induced gap states (MIGS), or interfacial states 
such as dangling bonds, structural disorder, dipoles and impurities [1.26]-[1.28]. Under 
the influence of Fermi level pinning, the Schottky barrier height ΦB can be given by 
[1.29]  
                                               ΦB = Φm – χs + qVint ,                                                        (1.8) 
where q is the electronic charge, Vint is the voltage drop that is accounted for the effect of 
dipoles and/or charge rearrangement between metal and semiconductor at the interface. 
 In theory, the barrier which carriers such as electrons or holes surmount at the 
metal/semiconductor interface by thermionic emission (TE) is known as the Schottky 
barrier height ΦB. However, in practice, the extraction of the barrier height is obtained 
from the total current measured across a metal/semiconductor junction. This measured 
current takes into account the current contributions from other carrier transport 
mechanisms such as tunneling and generation, in addition to TE. Therefore, the value 
extracted from the measured current is known as the effective Schottky barrier height 
ΦBeff. 
 
1.3.1  Metal-induced gap states (MIGS) and interface states 
 A cause for Fermi level pinning is due to intrinsic mechanisms such as MIGS. 
The MIGS model proposes that the decay of the traveling wave function from the metal 
electrode into the adjacent semiconductor leads to electronic states (MIGS) in the band 
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gap of the semiconductor [1.30] and the ΦB of such a metal-semiconductor (MS) junction 
has to take into account the charge density term caused by the MIGS [1.26]. 
                                    Qm = Qs + QMIGS ,                                                                 (1.9) 
where Qm is the charge density on the metal side, Qs is the semiconductor space charge 
density and QMIGS is the charge density caused by MIGS. The charge neutrality level 
(CNL) is the position where MIGS above and below this level are acceptor-like and 
donor-like, respectively, and the ΦB of the MS junction is related to the electronegativity 
difference between the metal and the semiconductor and is given by [1.26]  
               ΦB = ΦCNL + S (Xm – Xs) ,                                          (1.10) 
where ΦCNL is the charge neutrality level, Xm and Xs are the electronegativities for the 
metal and the semiconductor respectively, and S is a fitting parameter called the slope 
parameter or pinning factor. For strongly-pinned interfaces, ΦB is independent of the 
metal work function and S = 0. For depinned interfaces, ΦB is dependent on the metal 
work function and S = 1.  
 Fermi level pinning can also be due to extrinsic mechanisms such as interfacial 
states arising from defects, dangling bonds or structural disorder. The interface formation 
process causes disorder of bonds near the interface and produces an interface state 
continuum as a result of incomplete separation of bonding and anti-bonding states [1.28]. 
 
1.3.2   Interfacial dipole 
 Another cause for Fermi level pinning is due to the chemical bonding needed to 
achieve thermodynamic equilibrium at the MS interfaces [1.29], [1.31]. This chemical 
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bonding takes the form of a Schottky dipole due to polarization of chemical bonds. By 
considering the effect of interfacial dipoles, ΦB is given by [1.30] 








Φ = − Φ + ,                                          (1.11) 
where NB is a uniform density of chemical bonds, each with a dipole at the MS interface, 
x is the normalized atomic energy-level mismatch, εint is the interfacial dielectric 
constant, dMS is the distance between metal and semiconductor atoms at the interface and 
Is is the ionization energy.  
 
1.4  Carrier transport across the MS interface 
The forward current of a Schottky diode can be modeled by a combination of 
carrier transport mechanisms across the MS junction. The carrier transport mechanisms 
are (1) thermionic emission (TE), (2) quantum mechanical tunneling or field emission 
(FE), (3) recombination of electrons and holes in the semiconductor space charge region 
(4) diffusion of electrons in the depletion region and (5) holes injected from the metal and 
diffuse into the semiconductor [1.25]. If the density of defects is low in a semiconductor, 
the effect from the recombination of carriers within the space charge region is negligible, 
as it only contributes to a very small component of the overall current.  
For a Schottky diode which has a lowly doped semiconductor (concentration of 
acceptors NA, or concentration of donors ND < 1017 cm-3), TE is the dominant transport 








qVII STE  ,                                           (1.12) 
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and   




− Φ⎛ ⎞= ⎜ ⎟⎝ ⎠ ,                                             (1.13) 
where IS is the saturation current, T is the temperature, k is the Boltzmann constant, n is 
the ideality factor, V is the voltage across the diode, A is the Schottky diode area, and A** 
is the effective Richardson-constant. The ideality factor is expressed as 




∂= .                                                           (1.14) 
The ideality factor is a measure of the departure of a Schottky diode from an ideal 
Schottky diode where n equals to 1. A MS junction can be non-ideal when (1) a defect 
exists in the semiconductor and behaves as a generation and recombination site for 
carriers or (2) the doping in the semiconductor is extremely high such that the barrier 
width becomes thin enough for tunneling of carriers to occur.  As a result, the TE model 
can no longer wholly describe the total current and that the tunneling component has to 
be accounted for. The tunneling current is expressed as the following [1.25]  






⎛ ⎞− Φ∝ ⎜ ⎟⎝ ⎠
,                                                  (1.15) 
and  




== ,                                                      (1.16) 
where ћ is the reduced Planck constant, N is the interfacial doping concentration, m* is 





1.5  The importance of nickel silicide in CMOS technology  
SALICIDEs (Self-Aligned Silicides) are an integral part of CMOS technology. 
They are thin films formed by the solid-state reaction between metal and silicon at the 
gate, source and drain regions of a CMOS device. As the channel length of CMOS 
devices is scaled to reduce the channel resistance, parasitic source, drain and gate 
resistances become a limiting factor. They consequently affect the time (RC) delay and 
switching speed of devices in the integrated circuits [1.32]. To reduce the time delay, 
parasitic resistances (R) and capacitances (C) have to be minimized. Therefore, low 
resistivity silicides can be used to reduce the parasitic series resistance of devices.  
Titanium disilicide TiSi2 has a high thermal stability and a low resistivity of 12 – 
20 μΩ-cm. It was used in the SALICIDE process for CMOS technology until 0.25 μm 
technology node. At sub-0.25 μm technology nodes, the nucleation of low resistivity C54 
TiSi2 phase in narrow line widths [1.32]-[1.33] became increasingly difficult. 
TiSi2 was subsequently replaced by cobalt disilicide CoSi2 in the SALICIDE 
process for sub-0.25 μm technology nodes. CoSi2 was used due to its smaller line width 
dependence as compared to TiSi2. However, CoSi2 gradually became undesirable due to a 
high Si consumption and an increase in resistance for narrower lines (~100nm) [1.32]-
[1.33].  
Therefore, nickel monosilicide NiSi replaced CoSi2 for sub-90 nm technology 
nodes and is currently still in use for CMOS technology. The advantages that NiSi have 
over CoSi2 and TiSi2 include (1) a low formation temperature (~ 400°C), (2) low Si 
consumption, (3) low resistivity, (4) line width independence, (5) non-bridging nature 




Fig. 1.7.  Evolution of film resistance of Ni-Si and Co-Si systems under different annealing 
temperatures [1.32]. 
 
There are six stable Ni-Si phases at room temperature. They are Ni3Si, Ni31Ni12, 
Ni2Si, Ni3Si2, NiSi, and NiSi2 phases. In a bulk reaction between Ni and Si, all of these 
stable phases are formed simultaneously except Ni3Si and NiSi2 phases [1.37].  
However, for a thin film reaction of Ni and Si, where the thickness of Ni is much 
smaller than the thickness of Si, a sequential phase formation is usually observed. The 
transformation is as follows: Ni2Si Æ NiSi Æ NiSi2 [1.38]. The low resistivity NiSi 
phase is formed at low temperatures, unlike the formation of low resistivity CoSi2 phase 
[1.32]. Fig. 1.7 shows the evolution of the film resistance in Ni-Si and Co-Si systems.  
In the initial silicidation process, Ni reacts with Si to form Ni2Si until Ni is fully 
consumed. Further annealing at higher temperatures forms NiSi through a layer by layer 
reaction process [1.39]. The Ni2Si and NiSi formation processes are both diffusion-
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controlled and Ni is the dominant diffuser [1.40]-[1.42] in the reaction. As NiSi 
formation is not a nucleation-controlled process, its formation is also independent of the 
line width [1.36], [1.43]-[1.44]. The possibility of bridging is also eliminated as Si is not 
mobile at low temperatures, and silicide formation above spacer sidewalls or oxide areas 
is highly impossible [1.45]. The lack of need for a second or high temperature anneal 
(unlike the formation of C54 TiSi2 or CoSi2) also makes NiSi favourable. 
 
1.6  Modulation of Schottky barrier height 
 As discussed in section 1.2, ρC is dependent on the ΦBeff and Nif. Reducing ρC can 
be achieved by minimizing ΦBeff or maximizing Nif. However, Fermi level pinning at the 
silicide/Si(100) interface pins the Fermi level of most silicides to a level between the 
mid-gap level and the valence band edge of Si. This consequently gives rise to a larger 
effective electron Schottky barrier height ΦBn,eff than effective hole Schottky barrier height 
ΦBp,eff [1.24], [1.27]. For nickel monosilicide NiSi, an ΦBn,eff of 0.65 to 0.68 eV exists at 
the NiSi/n-Si(100) interface. In the case of Ge, an ΦBn,eff of ~ 0.6 eV [1.46] exists at the 
NiGe/n-Ge(100) interface due to the strong Fermi level pinning effect related to the 
location of the charge neutrality level (CNL) near the valence band edge of Ge. 
Therefore, in this section, various methods for tuning the Schottky barrier height at the 
metal/Si or metal/Ge interface will be discussed. 
 
1.6.1 S/D material engineering 
For Si CMOS devices, low values of ΦBp,eff and ΦBn,eff are needed for P-FETs and 
N-FETs, respectively. This can be achieved by using complementary silicides with work 
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functions close to the band-edge of Si, i.e. Si conduction band Ec or valence band Ev.  
Rare-earth silicides such as erbium (Er) silicide ErSi2-x or ytterbium (Yb) silicide YbSi1.8 
with ΦBn,eff of ~0.27 - 0.36 eV [1.47] are typically used for n-FETs and platinum (Pt) 
silicide PtSi with ΦBp,eff of ~0.15 - 0.27 eV [1.47]  is used for p-FETs. 
However, a disadvantage of using two different silicide materials for n-FETs and 
p-FETs is the additional process steps needed for the fabrication of the CMOS devices. 
Silicide contact formation for n-FETs (p-FETs) needs to be formed first, followed by the 
silicide contact formation for p-FETs (n-FETs). This results in the use of additional 
masking layers for n-FETs and p-FETs.  
Therefore, there remains a continued interest in using NiSi as contacts for both n-
FETs and p-FETs because of the process simplicity involved in the fabrication of these 
CMOS devices. Research efforts have been dedicated to exploring other methods that are 
effective in tuning the Schottky barrier height at the NiSi/Si interface. 
 
1.6.2  Dopant segregation engineering 
When silicidation or germanidation is performed on doped Si or Ge substrates, 
and high concentrations of dopant are piled up at the silicide/silicon or 
germanide/germanium interfaces [1.48]-[1.49], the phenomenon is known as dopant 
segregation or ‘snow plow effect’. This method of dopant segregation is known as 
silicidation or germanidation induced dopant segregation (SIDS) or (GIDS). The other 
method that is used to induce dopant segregation is known as silicide or germanide as 
diffusion source (SADS) or (GADS) [1.50]-[1.51]. This method requires dopants to be 
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implanted into pre-formed silicide or germanide first before performing a drive-in anneal 
for the dopants to diffuse to the MS interface [1.50].  
Dopant segregation arises from the difference in solid solubility and diffusivity of 
the dopants in silicide and silicon (germanide and germanium). Common dopants such as 
boron (B) and arsenic (As) diffuse along the silicide grain boundaries with diffusivities 
higher than that in crystalline Si at relatively low temperatures (450 °C – 650oC) [1.52]-
[1.54]. The dopants that are segregated are electrically active [1.55], and they alter the 
band bending at the silicide/silicon or germanide/germanium interface. This results in a 
reduction of the Schottky barrier width and an increase in the tunneling probability of 
carriers. Therefore, the advantage of the dopant segregation technique is the activation of 
dopants during silicidation or germanidation at relatively low temperatures, and this is 




1.6.3  Interface engineering 
Apart from the segregation of dopants, the segregation of other impurity elements 
was also reported to modulate the ΦBeff at the metal/semiconductor interface. Extremely 
low ΦBn,eff at the NiSi/Si or NiGe/Ge interface were achieved through the implantation of 
both sulfur (S) and selenium (Se) before NiSi or NiGe formation [1.46], [1.56]-[1.57]. 
The segregation of indium (In) and aluminum (Al) after silicidation were also reported to 
alter the ΦBp,eff at NiSi/p-Si(100) interface [1.58]-[1.59]. The reasons for the modulation 
of ΦBeff were attributed to the presence of interfacial dipoles at the MS interface or donor-
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like/acceptor-like traps in the depletion region that can alter the band bending at the 
interface, and carrier transport mechanisms across the MS junction. 
In addition, Fermi level depinning was also achieved by inserting an ultrathin 
interfacial layer. Through the utilization of an ultrathin layer of silicon nitride Si3N4 (2-3 
nm) at the metal/Si or metal/Ge interface, ohmic contacts with low values of ΦBn,eff (< 0.2 
eV) were demonstrated [1.60]-[1.61]. The reason for Fermi level depinning was 
attributed to the blocking of the electron wave function penetrating into Si/Ge by the ultra 
thin insulator at the interface, which caused a reduction in MIGS. 
Alternatively, Fermi level pinning can also be alleviated by forming epitaxial 
metal films on Ge or Si. Relatively low values of ΦBn,eff were obtained for epitaxial-Fe3Si 
/n-Ge(111) or epitaxial-NiSi2/n-Si(100) [1.62]-[1.64]. It was explained that the Schottky 
barrier formation depended on the spatially local metal-semiconductor interface atomic 
structure [1.64], and a reduction of interface states induced by extrinsic factors such as 
dangling bonds or disorder suppressed the Fermi level pinning effect [1.65]-[1.67].  
 
1.7  Objectives of research  
 As described in the preceding sections, the contact resistance in the S/D is a 
bottleneck for sub-20 nm CMOS technologies. The objective of this thesis is to address 
the high S/D contact resistance problems in Si, strained-Si or germanium MOSFETs. 
Different techniques to modulate the effective Schottky barrier height at the 
metal/semiconductor interface on Si, silicon-carbon Si:C, or Ge S/D materials are 
presented in this thesis. In addition, the different mechanisms that give rise to the 
Schottky barrier height lowering effect on the abovementioned substrates are also 
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discussed. This thesis research provides potential contact technology options for the 
CMOS device in sub-20 technology nodes. 
 
1.8  Thesis organization 
 Chapter 1 provides a brief summary of the different challenges faced in advanced 
CMOS technologies. In particular, it highlights the high contact resistance problem in the 
S/D as a performance limiter in MOSFET scaling, and this forms the motivation of this 
thesis work. The physics of Schottky barrier, the importance of nickel silicide in CMOS 
technology, and a review of different methods that are effective in tuning the ΦBeff at 
metal-semiconductor interface are also presented. Lastly, this Chapter discusses the 
objectives of this thesis. 
 Chapter 2 presents a study of the effect of substitutional carbon concentration on 
the ΦBn,eff of nickel silicide formed on epitaxial silicon-carbon films. The modification of 
energy band structure in Si:C with different substitutional carbon concentration and its 
impact on the ΦBn,eff is also discussed. The results of this work provide insights on 
Schottky barrier height tuning at the NiSi:C/Si:C interface in strained n-FETS using 
silicon carbon source/drain stressors. 
 Chapter 3 introduces a novel method to modulate the ΦBn,eff of nickel silicide on 
silicon using ammonium sulfide (NH4)2S treatment. A discussion on the types of carrier 
transport mechanisms occurring at the (NH4)2S-treated NiSi/Si junction due to the 
different physical locations of sulfur donor-like traps is presented. This study provides an 
alternative method for lowering the ΦBn,eff at the NiSi/Si interface for silicon n-FETs. 
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 Chapter 4 explores the effect of adding a rare-earth material (Dy) before nickel 
(Ni) silicidation. Nickel disilicide NiSi2 pyramids are observed after annealing, and a 
reduction of the ΦBn,eff at the NiSi2/Si interface is achieved. The formation mechanism of 
NiSi2 phase is explained from both the thermodynamic and kinetic aspects of the solid-
state reaction. In addition, the ΦBn,eff lowering effect due to the localized high electric 
field at the tip of NiSi2 pyramid is also discussed in detail. This study provides an 
alternative method for lowering the ΦBn,eff at the NiSi/Si interface for silicon n-FETs. 
 Chapter 5 investigates the effect of laser annealing a thin layer of Ni on Ge(100). 
Epitaxial metastable nickel digermanide NiGe2 is formed and a relatively low ΦBn,eff is 
achieved at the NiGe2/Ge(100) interface. The cause of Fermi-level depinning at the 
NiGe2/Ge(100) interface is discussed. This study provides an alternative method for 
lowering the ΦBn,eff at the metal/Ge interface for germanium n-FETs. 
Chapter 6 summarizes the major results and findings in this thesis. 
Recommendations for future research directions in the field of S/D contact engineering 
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Schottky Barrier Height Lowering of Nickel 
Silicide (NiSi:C) on Silicon-Carbon (Si:C) Films 





2.1    Introduction 
 In order to improve channel mobility and drive current of Si MOSFETs, channel 
strain engineering techniques have been employed. There are two different classes of 
strain engineering techniques: global [2.1]-[2.3] or local [2.4]-[2.7] strain engineering 
techniques. To introduce global strain in a layer of Si, lattice-mismatched materials are 
typically used underneath the strained-Si layer [2.8]-[2.9]. For example, when a thin layer 
of Si is epitaxially grown on relaxed silicon-germanium (Si1-xGex), biaxial tensile strain is 
induced globally in the Si layer, with the same strain found in the Si layer over the entire 
wafer. The global strain is typically introduced at the beginning of the complementary 
metal-oxide-semiconductor (CMOS) process and all devices fabricated on the same wafer 
are strained the same way. Global strain engineering is not ideal as n-MOSFETs and p-
MOSFETs have different strain requirements for mobility enhancement. 
 On the other hand, the local strain engineering techniques [2.4]-[2.7] provide 
greater flexibility for introducing specific kinds of strain in a channel. This is because 
strain can be introduced locally at specific regions, and need not be introduced at the 
beginning of the CMOS process. For example, Si1-xGex has a larger lattice constant than 
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Si, and can be introduced at the source/drain (S/D) regions of p-MOSFETs to induce 
uniaxial compressive strain in the channel [2.7].  
 Carbon can be incorporated in relatively small amounts at substitutional sites in 
silicon (Si) to form silicon-carbon (Si1-yCy or Si:C) alloy. Si1-yCy alloy has a smaller 
lattice constant than Si, and the lattice mismatch results in highly localized strain in     
Si1-yCy/Si heterostructures [2.10]-[2.11]. When Si1-yCy is integrated in the S/D regions of 
n-MOSFETs, uniaxial tensile strain in the lateral direction is introduced in the channel 
(Fig. 2.1). Si1-yCy with substitutional carbon concentration Csub or y of 1% or higher have 
been successfully demonstrated as S/D stressors in planar MOSFETs and in multiple-gate 
transistors or FinFETs [2.12]-[2.17]. The lateral tensile strain in the channel increases 
electron mobility, reduces on-state resistance in the transistor channel, and increases the 
saturation drain current IDSAT. When the on-state channel resistance is very significantly 
reduced, parasitic series resistance [2.18] in the source/drain regions (RSD) becomes a 
limiting factor for achieving high IDSAT. As RC constitutes a significant fraction of RSD 
[2.19], it is therefore imperative to reduce RC. 
 It was discussed in Chapter 1 that there is a continued interest in using nickel 
silicide as a contact for CMOS devices. Therefore, the formation of nickel silicide on   
Si1-yCy due to the potential adoption of Si1-yCy S/D stressors [2.20] is of interest. 
Achieving low RC for metal silicides formed on Si1-yCy with high substitutional carbon 
content (y or Csub) is important for realizing high drive current in strained n-MOSFETs.   
  Nickel silicide formed on Si1-yCy is hereafter referred to as NiSi:C, and has 
carbon incorporation in the film. It was reported [2.21] that the effective Schottky barrier 
height for electrons ΦBn,eff of NiSi:C on Si1-yCy can be reduced by increasing Csub from 0  
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to 0.4 %. However, it is not known if a further increase in Csub would reduce ΦBn,eff 
further. Since Csub or y in Si1-yCy S/D is typically above 1.0 %, a detailed investigation of 
ΦBn,eff for nickel silicide on Si1-yCy with higher Csub is needed.  
 In this work, the influence of high substitutional carbon content ranging from    
0.5 % to 1.5 % on the ΦBn,eff of NiSi:C on Si1-yCy (Fig. 2.2) was investigated. Increasing 
the Csub from 0 to 1.5 % achieves a very pronounced ΦBn,eff reduction of ~200 meV. This 
implies that employing a high Csub in Si1-yCy S/D for channel strain engineering not only 
increases the mobility in the channel but also brings along the benefits of ΦBn,eff reduction 










Fig. 2.1.  Schematic of a n-MOSFET. Silicon-carbon (Si1-yCy or Si:C) source and drain 











Fig. 2.2.  Energy band diagram along the vertical dotted line in Fig. 2.1, i.e. across the 
NiSi:C/Si:C interface at the source/drain region of the n-MOSFET. 
  
2.2  Experimental details  
A: Substrate fabrication 
 Eight-inch silicon substrates were used as starting materials. Epitaxial silicon-
carbon Si1-yCy films with a thickness of ~ 60 nm were grown in an ultra-high vacuum 
chemical vapour deposition (UHVCVD) reactor. The gas precursors were methylsilane 
(CH3SiH3) and disilane (Si2H6). To form Si1-yCy films with varying substitutional carbon 
concentrations, the methylsilane (CH3SiH3) flow rate was varied while keeping all the 
other parameters such as disilane (Si2H6) flow rate and temperature (650 °C) constant.  
Si1-yCy films with Csub of 0.5 %, 1.1 % and 1.5 % were grown for an assessment of their 
material and electrical characteristics. Fig. 2.3 shows that as the flow rate of methylsilane  
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Substitutional carbon concentration Csub (%)
 
Fig. 2.3.  The relationship between flow rate (in standard cubic centicenters per minute or 
sccm) of methylsilane CH3SiH3 and substitutional carbon concentration Csub. As the flow rate 
increases, Csub in the Si1-yCy films also increases. 
 
increases, the Csub in the Si1-yCy films also increases. The Si1-yCy films are p-type doped 
with a concentration of 1016 cm-3 due to the incorporation of boron during the epi-growth 
process.   
 
B: Blanket samples and contact device fabrication 
 The epitaxially grown Si1-yCy substrates were subsequently cleaned with sulphuric 
acid – hydrogen peroxide mixture (SPM) at 80 oC for 60 seconds (s) and a dilute 
hydrofluoric acid solution at 25 oC for 60 s followed by deposition of 10 nm nickel (Ni) 
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in an electron beam evaporator. Nickel silicidation was then performed at various 
temperatures in N2 ambient for different samples. The silicidation temperature ranged 
from 250 oC to 900 oC, and the process time was kept at 60 s.   
 In addition, contact devices with a structure shown in Fig. 2.4 (a) were also 
fabricated. Silicon dioxide SiO2 with a thickness of 400 nm was deposited on the Si1-yCy 
films with different Csub. This was followed by active pattern lithography and SiO2 etch 
to expose Si1-yCy regions. 10 nm of Ni was then evaporated onto the wafer and annealed 
in N2 for 60 s at 450 ºC to form NiSi:C. Unreacted Ni was selectively removed with SPM 
solution at 80 oC for 120 s. Transmission electron microscopy (TEM) images of nickel 














Fig. 2.4.  (a) Cross-section of device structure, showing a silicon-carbon (Si1-yCy or Si:C) 
layer that is epitaxially grown on silicon. Nickel silicidation was performed in an active region 
defined by SiO2. A TEM image of the NiSi:C/Si:C/Si structure is shown in (b).  High-resolution 
TEM image of the NiSi:C formed on Si:C is shown in (c). The substitutional carbon 
concentration of the sample in (b) and (c) is 1.5 %.  
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2.3  Material characterization of Si1-yCy films  
 High resolution X-ray diffraction (HRXRD) rocking curves were obtained from 
blanket Si1-yCy (60 nm) films on Si substrates and shown in Fig. 2.5. The substitutional 
carbon concentrations were 0.5 %, 1.1 %, and 1.5 %. Secondary ion mass spectrometry 
(SIMS) was also performed to obtain the total carbon concentration Ctotal in the epitaxial 
Si:C films. As shown in Fig. 2.6, very abrupt carbon profiles were observed at the Si:C/Si 
interface.   

















Fig. 2.5.  High resolution X-ray diffraction (XRD) rocking curves of Si1-yCy epitaxial layer 
(60 nm) grown on Si. The substitutional carbon concentrations Csub were 0.5 %, 1.1 %, and 1.5 %.   
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Fig. 2.6. Secondary ion mass spectrometry (SIMS) of Si1-yCy epitaxial layer grown on Si.  
The sputter rate in SIMS analysis was calibrated from crater depth measurement. 
 
The carbon concentration on the vertical scale in Fig. 2.6 was calibrated using a 
separate Si sample in which a high and accurate dose of carbon was introduced by ion 
implantation. The substitutionality was then calculated using the data obtained from both 





= × .                                          (2.1)  
It is observed that the substitutional carbon concentration is equal to the Ctotal for the 
sample with Csub of 0.5 %, i.e. the carbon substitutionality is ~100 %. However, Csub is 
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lower than the Ctotal for the other two samples with Csub of 1.1 % and 1.5 %, i.e. the 
carbon substitutionality is lower than 100 %, and that interstitial carbon atoms are present 
in these two epitaxial Si:C films. This is not uncommon and is due to the low solid 
solubility of carbon [2.22] in silicon (9 atm. ppm at T= 1687 K). 
 
2.4  Material and electrical characterization of NiSi:C films 
on Si:C  
 Phase formation, transformation, and agglomeration of NiSi:C films formed on 
Si1-yCy were first evaluated by sheet resistance measurements for silicidation 
temperatures up to 900 oC. As shown in Fig. 2.7, low values of RS are observed for 
silicidation temperatures ranging from 300-400 oC to ~ 850 oC. This confirms that Ni and 
Si1-yCy reacted to form low resistivity silicide phase(s) within this temperature range. A 
typical SIMS profile of C, Si, and Ni for the NiSi:C film formed on Si1-yCy with Csub of 
1.5 % is shown in Fig. 2.8. A high intensity signal for C is observed at the surface of the 
NiSi:C/SiC/Si blanket sample, and this confirms the incorporation of C atoms in the 
NiSi:C film. 
 It should be noted that the high resistivity disilicide phase is typically formed at 
about 650 oC for the reaction between Ni and pure Si, along with the severe 
agglomeration of the thin silicide film. Therefore, the low RS values of the NiSi:C films 
formed at silicidation temperatures up to ~ 850 oC indicate that the phase and 
morphology stability of NiSi:C films have improved significantly and agglomeration 
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have been suppressed as compared to NiSi film. This is attributed to the segregation of 
carbon atoms at the grain boundaries of the polycrystalline NiSi:C films [2.23].  
 Agglomeration of silicide films starts with grain boundary grooving that involves 
the transport of Ni and Si atoms typically through grain boundary diffusion, and NiSi 
deformation at high temperatures. The segregation and accumulation of carbon atoms at 
the grain boundaries therefore protect the NiSi films from plastic deformation and retard 
the grain growth during annealing at high temperatures [2.23], thereby suppressing 
agglomeration in the NiSi:C films.  


























 Csub = 0.5%
 Csub = 1.1%
 Csub = 1.5%
 
Fig. 2.7. (a) Sheet resistance of NiSi:C as a function of silicide formation temperature for 
silicon-carbon films with various substitutional carbon concentration Csub. The carbon-doped 
nickel monosilicide has a thickness of ~ 20 nm, and is formed using 10 nm of Ni.   
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Fig. 2.8.  Secondary ion mass spectrometry (SIMS) of carbon-doped nickel monosilicide 
for Csub of 1.5 %. The silicide formation temperature for this sample is 450 ºC. 
 
  In addition, the dramatic increase in RS at temperatures above 850 oC (Fig. 2.7) is 
due to the severe film agglomeration. Scanning electron microscopy (SEM) images in 
Fig. 2.9 show the contrast in film morphology for NiSi:C films formed at 450 °C and 900 
°C. The NiSi:C film formed at 900 °C is agglomerated and is the cause for the increase in 




NiSi:C at 900 °CNiSi:C at 450 °C
 
Fig. 2.9. Scanning electron microscopy (SEM) images of NiSi:C formed at (a) 450 °C and 
(b) 900 °C on Si:C with Csub of 1.5 %. Agglomeration in the NiSi:C film [in (b)] is the cause for 
the high sheet resistance at high formation temperatures. 
 
 Apart from the influence on the phase and morphological stability of NiSi:C films 
at high temperatures, the presence of C also appears to affect the phase transformation at 
lower temperatures, i.e., transformation from carbon-doped metal-rich Ni2Si phase to 
carbon-doped monosilicide NiSi phase. 
 XRD phase analysis in Fig. 2.10 reveals that the formation of carbon-doped 
monosilicide is present at 350 oC or above for NiSi:C films with Csub of 1.1 % and 1.5 %, 
in contrast to the complete formation of NiSi:C at 300 oC with a lower Csub of 0.5 %.  The 
retardation of transformation from carbon-doped Ni2Si to carbon-doped NiSi is also due 
to the existence of carbon atoms that segregated at the NiSi grain boundary during NiSi 
formation, hence suppressing the formation of NiSi phase [2.23]-[2.24]. 
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Fig. 2.10.  XRD phase analysis of NiSi:C formed at (a) 300 ºC and (b) 350 ºC. 
 
2.5  Electrical characterization of NiSi:C/Si:C contact devices 
 The experimental current-voltage (I-V) data from NiSi:C/Si1-yCy on p-doped Si 
Schottky diodes is plotted in Fig. 2.11. The current in the forward bias regime decreases 
with increasing Csub, and is attributed to an increase in sheet resistance with increasing 
Csub. This is consistent with the sheet resistance trend in Fig. 2.7. On the other hand, the 
decrease in reverse current with increasing Csub indicates an increase in effective hole 
Schottky barrier height ΦBp,eff.   
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Fig. 2.11. Room temperature I-V characteristics of NiSi:C on Si1-yCy with different 
substitutional carbon concentrations Csub. Nickel silicidation was performed at 450 ºC for 60 s in 
N2 ambient. 
 
 The thermionic emission (TE) model was then used to extract the ΦBp,eff from the 








⎛ ⎞Φ = ⎜ ⎟⎝ ⎠
,                                              (2.2) 
where Is is the reverse saturation current, q is the electronic charge, k is the Boltzmann 
constant, T is the temperature in degrees Kelvin, A is the diode area, and A* is the 
Richardson constant (112 A/cm2 K2). Is is obtained by extrapolating the {log{I/[1-exp(-




effective electron Schottky barrier height ΦBn,eff and effective hole Schottky Barrier height 
ΦBp,eff is assumed to be equal to the band gap of Si1-yCy [2.26]-[2.27].   
 Based on Ref. [2.27], the band gaps of Si1-yCy are 1.09 eV, 1.06 eV, 1.03 eV for 
Csub of 0.5 %, 1.1 %, and 1.5 %, respectively. Therefore, the ΦBn,eff values obtained from 
subtracting extracted ΦBp,eff values from the bandgap of Si1-yCy are 0.68 eV, 0.60 eV, and 
0.51 eV for Csub of 0.5 %, 1.1 %, and 1.5 %, respectively. 
 To examine the homogeneity of the ΦBp,eff across devices, I-V characteristics from 
about twenty-five NiSi:C/Si1-yCy contact devices on each wafer were measured and the 
ΦBp,eff values were obtained using equation 2.2. Fig. 2.12 shows the cumulative 
distribution plot of ΦBp,eff for three sets of contact devices with different Csub. A tight 
distribution of within ~ 0.02 eV for the ΦBp,eff was obtained for each Csub, showing good 
device-to-device uniformity. In addition, the median ΦBp,eff has increased by about 110 
meV when Csub is increased from 0.5 % to 1.5 %. An even larger change in ΦBp,eff may be 
expected if Csub is increased beyond 1.5 %, implying a much lower effective electron 
barrier height ΦBn,eff. This would be beneficial if a greater uniaxial strain derived from the 
Si:C source drain stressors is needed for the enhancement of n-MOSFETs. 
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Fig. 2.12.  For each substitutional carbon concentration Csub, a large number of      
NiSi:C/Si1-yCy contacts were characterized to obtain a cumulative distribution plot of the effective 
hole Schottky barrier heights ΦBp,eff.   
 
 The extraction of ΦBp,eff using room-temperature I-V curves (Fig. 2.11) often 
suffers from the use of inaccurate Richardson constant A* and diode area A. Therefore, to 
confirm the accuracy of ΦBp,eff found previously, the ΦBp,eff for the NiSi:C/Si1-yCy contact 
device with Csub of 1.5 % was obtained using the Richardson plot in Fig. 2.13, where I-V 
curves measured at various temperatures (inset of Fig. 2.13) ranging from 303 K to 373 K 






eff sd I Tk
q d T
Φ = − .                                        (2.3)  
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Fig. 2.13.  Extraction of the effective hole Schottky barrier height ΦBp,eff from the current-
voltage characteristics of NiSi:C/Si1-yCy devices measured at various temperatures. The 
substitutional carbon concentration Csub is 1.5 %.  An ΦBp,eff of 0.52 eV was obtained. 
 
From the Richardson plot in Fig. 2.13, an ΦBp,eff of 0.52 eV was obtained, and it is 
in good agreement with the ΦBp,eff value extracted at room temperature in Fig. 2.11. In 
addition, the ideality factor n value is also less than 1.1 for all measured contact devices, 
and this indicates a negligible contribution of recombination/generation current and the 
high quality of the junctions made.  
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 Fig. 2.14 plots the ΦBn,eff of NiSi:C/Si1-yCy as a function of Csub. There is an 
approximately linear decrease in ΦBn,eff with increasing Csub. The linear decrease in ΦBn,eff 
with increasing Csub is attributed to the decrease in the energy level of the conduction 
band edge of strained Si:C grown epitaxially on Si substrate with increasing Csub [2.26].    







































Fig. 2.14.  Effective electron Schottky barrier height ΦBn,eff of NiSi:C on Si:C decreases with 
increasing substitutional carbon concentration Csub. Linear fit to the data points from NiSi:C/p-
Si:C is plotted as a solid line.  





 The lowering of the conduction band edge (65 meV/at.%C) in Si:C occurs 
because of the (1) strain effect and the (2) intrinsic chemical effect of carbon [2.27]. Due 
to the distortion of the lattice under tensile strain, the six-fold degenerate silicon 
conduction band minima splits into two energy states, a lower energy two-fold 
degenerate state Δz valley, and a higher energy four-fold degenerate state Δxy valley. 
Since the two-fold degenerate Δz valley are lowered by two thirds of the strain splitting 
energy ΔE, the conduction band edge therefore moves down by ~ 43 meV/at.%C due to 
strain, and ~ 22 meV/at.%C due to chemical effect of carbon [2.27]. The decrease in the 
energy level of the conduction band edge therefore leads to an increase in the electron 
affinity, and results in the ΦBn,eff being significantly reduced as substitutional carbon 
concentration increases. 
 
2.6  Summary 
In this Chapter, experimental data showing the influence of substitutional carbon 
content ranging from 0.5 % to 1.5 % on the ΦBn,eff of NiSi:C on Si1-yCy was presented. 
Extensive material characterization was carried out on Si:C films with different Csub and  
NiSi:C films formed on the Si:C substrates. HRXRD and SIMS results show that the 
substitutional carbon concentration is equal to the Ctotal for the sample with Csub of 0.5 %, 
but lower than the Ctotal for Si:C films with Csub of 1.1 % and 1.5 %. This means that 
interstitial carbon atoms are present in the Si:C films with Csub of 1.1 % and 1.5 %. In 
addition, phase and morphology stability of NiSi:C formed on Si:C is improved 
significantly for an increase in Csub, based on the observation of low RS values even for 
silicidation temperatures up to ~ 850 oC. Lastly, a substantial modulation of the ΦBn,eff of 
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NiSi:C formed on Si1-yCy film with high Csub was observed. The ΦBn,eff was reduced by 
200 meV when Csub was increased from 0 % to 1.5 %. The results of this work provide 
insights to the ΦBn,eff at the NiSi:C/Si:C interface in strained n-MOSFETs using silicon 
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Chapter 3  
 
Schottky Barrier Height Lowering of Nickel 
Silicide on Silicon (100) using Pre-silicide 
Ammonium Sulfide Treatment  
 
 
3.1   Introduction 
 High parasitic source/drain (S/D) series resistance has been identified as a 
bottleneck for achieving high drive current for complementary metal-oxide-
semiconductor (CMOS) field-effect transistors (FETs) at 22 nm technology node and 
beyond [3.1]-[3.2]. It was discussed in Chapter 1 that a major contribution of the S/D 
series resistance is the contact resistance Rc at the silicide/semiconductor interface. 
Reducing the effective Schottky Barrier Height at this interface would reduce Rc.  
 Chalcogens such as sulfur (S) or selenium (Se) were reported to modulate the 
effective electron Schottky barrier height ΦBn,eff at the metal/n-Si(100) [3.3]-[3.8] or the 
metal-silicide/n-Si(100) interfaces [3.9]-[3.17].  
 In Refs. [3.3]-[3.5], low electron barrier heights were observed when pure metals 
such as magnesium (Mg), chromium (Cr), titanium (Ti), and aluminum (Al) were 
electron-beam evaporated on Se-passivated n-Si (100) substrates. The Se passivation was 
a monolayer of Se grown on Si by molecular beam epitaxy. The lowering of ΦBn,eff was 
attributed to the elimination of dangling bonds on the silicon surface by S and Se [3.18]. 
“Valence-mending” atoms like S and Se can bridge between two surface atoms, terminate 
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the dangling bonds, and relax the strained bonds on Si(100). The resultant structure is 
known as the 1 ×  1 reconstruction. As interface states originate from the dangling and 
strained surface bonds that pin the interface Fermi level, the elimination of them therefore 
leads to Fermi level depinning between the metal contact and Si [3.3]-[3.5]. 
 In addition, the technique of implanting sulfur [3.9]-[3.15] or selenium [3.15]-
[3.17] into Si prior to nickel silicide (NiSi), nickel-platinum silicide (NiPtSi), or platinum 
silicide (PtSi) contact formation were demonstrated to lower the ΦBn,eff. Segregation of S 
and Se at the NiSi/Si, NiPtSi/Si, PtSi/Si interfaces after silicidation were observed and 
many explanations were proposed for the modulation of ΦBn,eff effect at the silicide/Si 
interface. They include (1) pinning of the silicide’s Fermi level near the conduction band 
minima EC due to the creation of donor-like deep traps near EC [3.11],[3.17], (2) the 
change in work function of the silicide due to the formation of chemical bonds between S 
or Se and the silicide [3.9], and (3) the formation of interfacial dipoles due to the 
segregation of S or Se at the silicide/Si interface [3.9],[3.15]. 
 Furthermore, the use of ammonium sulfide (NH4)2S solution was also reported to 
modulate the ΦBn,eff at the interface between Ni and Si [3.6]-[3.8] or Al and Si [3.6]-[3.7]. 
The authors in Ref. [3.6] discussed that surface states instead of surface dipoles were the 
dominant factor in controlling the effective Schottky barrier height at the metal/Si 
interface. They reasoned that the change in ΦBn,eff due to surface dipole would always be 
unidirectional, but the change in ΦBn,eff due to surface states can be bidirectional 
(depending on the work function of the metal). The latter explanation agreed well with 
their experimental findings where S passivation decreased the ΦBn,eff for Ni on p-type 
Si(100) and increased the ΦBn,eff for n-type Si(100). However, the effect of introducing S 
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at the NiSi/Si interface using sulfide-containing solutions, and its impact on ΦBn,eff has 
not been investigated .   
In this Chapter, the modulation of ΦBn,eff at the NiSi/Si interface using a nickel 
silicidation process that involves pre-silicide ammonium sulfide (NH4)2S treatment is 
shown. Pre-silicide (NH4)2S treatment introduces S donor-like traps at the NiSi/Si 
junction, and leads to the lowering of ΦBn,eff by ~ 0.26 eV, resulting in an ΦBn,eff of           
~ 0.42 eV for NiSi/Si. The mechanisms responsible for the reduction of ΦBn,eff were 
elucidated through carrier transport studies in different temperature regimes. Owing to 
the different physical locations of S donor-like traps at the NiSi/Si interface and in the 
depletion region of the junction, processes such as trap-assisted tunneling and generation 
of electron-hole pairs contribute to the carrier transport across the junction. This study 
provides an alternative method for lowering the ΦBn,eff at the NiSi/Si interface for silicon 
FETs. 
 
3.2  Experimental details  
Blanket samples and contact device fabrication  
 N-type (100) Si wafers with a resistivity of 4-8 Ω⋅cm were used for fabrication of 
contact devices. A 400 nm thick silicon dioxide SiO2 was deposited using plasma-
enhanced chemical vapour deposition (PECVD), patterned using photolithography, and 





















Fig. 3.1. Schematics showing the process of forming NiSi/n-Si contact devices (a) without 
and (b) with (NH4)2S treatment. A 15 nm thick nickel was deposited and annealed for 30 s at   
450 °C in N2 ambient after the treatment. This formed nickel monosilicide (NiSi) for both contact 
devices. 
 
 The patterned and blanket n-Si samples were immersed in a 24 % by weight 
aqueous (NH4)2S solution for one hour at room temperature (~ 25 °C). The samples were 
then immediately loaded into an electron beam evaporation tool for the deposition of 15 
nm of Ni. A 450 °C for 30 s anneal in N2 ambient was used to form NiSi. Unreacted Ni 
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was selectively removed with sulfuric acid – hydrogen peroxide mixture (SPM) solution 
at 80 oC for 120 s. Finally, a backside ohmic contact was formed by depositing a 200 nm 
thick Al layer.   
 In addition, another batch of contact devices was also immersed in a beaker of hot 
(NH4)2S solution (60 °C) for twenty minutes prior to nickel deposition and silicidation so 
as to understand the effect a heat treatment will have on the electrical characteristics.  
Fig. 3.1 shows the cross-sectional schematics for contact devices formed with and 
without pre-silicide (NH4)2S treatment. 
  
3.3  Material and electrical characterization of blanket 
samples of nickel silicide films after ammonium sulfide 
treatment  
 Fig. 3.2 (a) shows the θ–2θ X-ray diffraction (XRD) phase analysis of nickel 
silicide films with and without one hour of (NH4)2S treatment at 25 °C prior to Ni 
deposition. The solid-state silicidation reaction of Ni and Si is unaffected by the (NH4)2S 
treatment as both untreated and (NH4)2S-treated samples have Ni mono-silicide (NiSi) 
phase with identical (002), (111), (112), (202), (103) and (013) lattice planes. Two-
dimensional (2D) Debye diffraction patterns of the NiSi film with one hour of (NH4)2S 
treatment at 25 °C prior to Ni deposition is shown in Fig. 3.2 (b). Debye diffraction rings 
with uniformly distributed intensity indicate a polycrystalline film with randomly 
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Fig. 3.2. (a) X-ray diffraction (XRD) phase analysis of nickel silicided samples with and 
without one hour of (NH4)2S treatment at 25 °C prior to Ni deposition. A general area detector 
diffraction system (GADDS) equipped with a two-dimensional (2D) detector and Cu Kα radiation 
(λ = 0.15418 nm) was used. Two-dimensional (2D) Debye diffraction rings with uniformly 
distributed intensity in (b) indicate that the NiSi film with one hour (NH4)2S treatment is 
polycrystalline in nature.  
 
 The sheet resistances for NiSi blanket samples with and without pre-silicide 
(NH4)2S treatment are shown in Fig. 3.3.  Low values of sheet resistances Rs are observed 
for the NiSi samples formed in the temperature range of 350 to 550 oC. Ni reacts with Si 
to form low resistivity nickel mono-silicide phase within this temperature range. 
However, the sheet resistances for (NH4)2S-treated samples are about two times higher 
than that of the untreated samples. This could be attributed to some incorporation of 
sulfur in the nickel silicide films that in turn changes the resistivity of the silicide films 
and is reflected in the secondary ion mass spectrometry (SIMS) plot in Fig. 3.4. A higher 
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intensity signal for sulfur was detected in the NiSi films which have received pre-silicide 
(NH4)2S treatment as compared to untreated sample. The increase in sheet resistances for 
both untreated and (NH4)2S-treated samples formed at higher temperatures (750 °C) is 
due to severe agglomeration of the nickel silicide films and shown in Fig. 3.5.   





















Fig. 3.3. Sheet resistance Rs of nickel silicide films as a function of annealing 
temperatures for blanket samples with and without one hour of pre-silicide (NH4)2S treatment. 
The sheet resistances for (NH4)2S-treated samples in the temperature range of 350 °C to 550 ° C 
are about two times higher than that of untreated samples, possibly due to sulfur incorporation. 
 64
























at 60 οC 
20 mins (NH4)2S 
 Treatment
















Fig. 3.4. Secondary ion mass spectrometry (SIMS) analysis of blanket samples with and 
without pre-silicide (NH4)2S treatment. A higher intensity signal for sulfur was detected in the 
NiSi films which received pre-silicide (NH4)2S treatment as compared to untreated sample. The 
inset also shows an obvious segregation of S at the NiSi/Si junction for the blanket sample that 
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Fig. 3.5.  Scanning electron microscopy (SEM) images of nickel silicide films (a) without 
and (b) with one hour of (NH4)2S treatment at 25 °C prior to nickel deposition. The samples were 
rapid-thermal-annealed (RTA) at 750 °C for 30 s. The increase in sheet resistances for both 
untreated and (NH4)2S-treated samples formed at this temperature is due to severe agglomeration.  
  
 Figs. 3.6 (a) and (b) show the low magnification and high magnification 
transmission electron microscopy (TEM) images of the NiSi film formed using 450 °C, 
30 s anneal and which received one hour of (NH4)2S pre-silicide treatment at 25 °C. NiSi 
grains with distinct grain boundaries typically found in a polycrystalline film can be 
observed. This agrees well with the results obtained from XRD [Fig. 3.2 (b)] which 













Fig. 3.6. (a) Low magnification and (b) high magnification transmission electron 
microscopy (TEM) images of the nickel silicide film formed using 450 °C, 30 s anneal and which 
received one hour of (NH4)2S pre-silicide treatment at 25 °C. 
 
3.4 Electrical characterization of the ammonium sulfide 
treated contact devices 
 Fig. 3.7 shows the room temperature current-voltage (I-V) characteristics of nickel 
silicided contact devices with and without one hour of (NH4)2S treatment. For Schottky 
diodes with pre-silicide (NH4)2S treatment, the higher reverse current in the negative-bias 
region indicates that a lower ΦBn,eff was achieved, as compared to Schottky diodes that 
did not undergo the pre-silicide (NH4)2S treatment. A difference in forward currents is 
also observed at high forward bias and could be due to the difference in sheet resistances 
in the nickel silicide films shown in Fig. 3.3. 
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Fig. 3.7.  Current-voltage (I-V) characteristics of contact devices with and without one 
hour of room temperature (NH4)2S treatment at 25 °C prior to nickel deposition. A higher reverse 
current is observed in the negative-bias region for the Schottky diode with pre-silicide (NH4)2S 
treatment. This indicates a lower ΦBn,eff for the Schottky diode with pre-silicide (NH4)2S treatment 
as compared to Schottky diodes that did not undergo the pre-silicide (NH4)2S treatment. 
 
 Fig. 3.8 shows the I-V curves of contact devices with pre-silicide (NH4)2S 
treatment measured at 180 K to 380 K in steps of 20 K. In the temperature range from 
180 K to 240 K, there are two distinct slopes for the I-V curves in the forward bias region 
from 0 V to 0.5 V and from 0.5 V to 1 V. The different ideality factor values extracted 
from the slopes of the I-V curves indicate different carrier transport mechanisms that are 
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dominant in different temperature regimes. This will be explained later in the following 
section. 



























Fig. 3.8.  Multi-temperature current-voltage (I-V) characteristics of a NiSi/Si contact 
device which received one hour of (NH4)2S treatment at 25 °C prior to nickel deposition. In the 
temperature range of 180 K to 240 K, there are two distinct slopes for the I-V curves in the 








 An extraction of the ΦBn,eff was performed using the Richardson plot in Fig. 3.9 
where I-V curves at various temperatures were used. The ΦBn,eff can be obtained from  






eff sd I Tk
q d T
Φ = − ,                                          (3.1) 
where q is the electronic charge, T is the temperature in degrees Kelvin, k is the 
Boltzmann constant, and Is is obtained by extrapolating the log{I/[1-exp(-qV/kT)]} versus 
V curve to V equals zero [3.19]. 
 
Fig. 3.9. Richardson plot used for the extraction of the ΦBn,eff for the contact device that 
received one hour of pre-silicide (NH4)2S treatment at 25 °C.  



















ΦBn,eff =  
   0.42 eV   
ΦBn,eff =  
   0.33 eV 
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 From the slope of the Richardson plot, an ΦBn,eff of 0.42 eV was obtained for T 
between 260 K and 380 K, and an ΦBn,eff of 0.33 eV was obtained for T between 180 K 
and 240 K. The different ΦBn,eff values also indicate different dominant carrier transport 
mechanisms in different temperature regimes, and will be explained later in the following 
section. In addition, to examine the device-to-device uniformity of the ΦBn,eff values, I-V 
characteristics from 20 contact devices across each wafer were measured and Is was 
extracted. Fig. 3.10 shows the cumulative distribution plot of Is for contact devices with 
and without (NH4)2S treatment. 


















































Fig. 3.10. Cumulative distribution plot of Is for contact devices with and without one hour 
of pre-silicide (NH4)2S treatment at at 25 °C.  
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 It can be observed from Fig. 3.10 that the median Is of contact devices with one 
hour of (NH4)2S treatment is more than one order of magnitude higher than the median Is 
of untreated contact devices. This shows that (NH4)2S treatment is effective in increasing 
Is, and modulating the ΦBn,eff. The tight Is distribution for both device splits also indicates 
good device-to-device uniformity.  
 In addition, the I-V characteristics for contact devices immersed in heated 
(NH4)2S solution (60 °C) in Fig. 3.11 also demonstrates that it is possible to have an 
increase in the reverse current by more than one order in a relatively short time of twenty 
minutes. 



























Fig. 3.11. Current-voltage (I-V) characteristics of contact devices with and without twenty 
minutes of pre-silicide (NH4)2S treatment at 60 °C.   
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 However, the box plots in Fig. 3.12 show that the device-to-device uniformity of 
the reverse current is worse for the contact devices treated in hot (NH4)2S solution as 

































Fig. 3.12. Box plots of Is for contact devices with and without (NH4)2S treatment. A larger 
spread in the reverse current for the contact devices in hot (NH4)2S solution is observed as 
compared to the the reverse current of contact devices immersed in room temperature (NH4)2S 




3.5 Discussion on the carrier transport of the ammonium 
sulfide treated NiSi/Si(100) junctions 
 As mentioned in the earlier section, there are two distinct slopes in the forward 
bias region of the I-V curves for the sulfide-treated contact devices in the range of 
temperatures from 180 K to 240 K. An extraction of η from the I-V curves in Fig. 3.8 in 
the forward bias region from 0 to 0.2 V gives an average value of 2.1 in this temperature 
regime (180 - 240 K) and 1.8 in the higher temperature regime (260 - 380 K). The 
different ideality factor values further indicate that different dominant carrier transport 
mechanisms operate in various temperature regimes.   
  It should be noted that the recombination (R) current (IR) in the forward-bias 
region has an exponential dependence on the reciprocal of η and can be expressed as the 
following in equation (3.2) when Et = Ei and V >> kT/q, where tE  and iE are the trap 
energy level and intrinsic Fermi level, respectively [3.20],  
                                                exp( ) exp( )
2R
qV qVI
kT kTη∝ = .                                         (3.2) 
Here, η equals to 2, implying that the recombination current dominates the forward 
current [3.20].  
 Therefore, in the lower temperature regime (η = 2.1), the generation and 
recombination current may dominate both the reverse and forward current, respectively, 
as electrons may not have sufficient energy to surmount the NiSi/Si barrier. This is 
especially pronounced in the I-V curves in the forward bias region at low bias from 0 to 
0.5 V, where a gentler slope is observed. However, solving the rate of generation U of 
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electron-hole pairs equation [3.20] shows that the generation of electrons mechanism is 
not solely responsible for the reduction in the ΦBn,eff,  
                  [exp( ) 1]
exp[( ) / ] exp[( ) /
p n th t i
n t i p i t
v N n qVU
E E kT E E kT kT
σ σ
σ σ= − −− + − ,              (3.3)             
where ,p nσ σ  are the hole and electron capture cross sections, respectively, thV  is the 
thermal velocity and tN  is the density of traps. Assuming n pσ σ∼ and tE  is located in 
the upper half of the bandgap, 
( ) ( )[exp( ) 1] as exp[ ] exp[ ]  ( )exp[ ]
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Equation (3.4) shows that the ΦBn,eff obtained should be more than half of the silicon 
bandgap. However, the ΦBn,eff value of 0.33 eV extracted from the Richardson plot in the 
low temperature regime is smaller than half of the silicon bandgap (0.56 eV). A possible 
mechanism contributing to the further reduction in ΦBn,eff could be trap-assisted tunneling 
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(TAT). In Figs. 3.13 (a) and (b), the energy band diagrams for a NiSi/Si junction without 
and with pre-silicide (NH4)2S treatment under reverse bias are shown. 






















Fig. 3.13. Energy band diagrams of the NiSi/Si contact devices (a) without and (b) with S 
donor-like traps in the depletion region. The trap level (Et) is at 0.275 eV below the conduction 
band, VR is the applied reverse bias, EF, EC and EV are the Fermi energy level, conduction and 
valence band edge respectively. For the sulfide-treated junction, thermionic emission (TE), 
generation (G) and trap-assisted tunneling (TAT) mechanisms may participate in the carrier 






 For a NiSi/Si junction without pre-silicide (NH4)2S treatment, electron transport 
under reverse bias occurs by thermionic emission (TE). With (NH4)2S treatment, S may 
be segregated at the NiSi/Si interface and reside in the depletion region of the Si 
substrate. The inset of the SIMS plot in Fig. 3.4 indeed shows an obvious higher intensity 
signal for S at the NiSi/Si junction for the (NH4)2S treated sample at elevated temperature 
(60 °C).   
 The S donor-like traps located at this NiSi/Si junction (depletion region), with 
trap energy level, Et at 0.275 eV [3.21] below the conduction band could therefore 
participate in both electron-hole pair generation and recombination [3.21] and trap-
assisted tunneling. Considering the effects of image-force barrier lowering [3.22] induced 
by the S donor-like traps and the possible formation of Si-S dipoles [3.22]-[3.25] close to 
or at the NiSi/Si interface, together with the combined effects of generation and trap-
assisted tunneling, ΦBn,eff could be lower than 0.385 eV [ΦBn,eff = ΦBNiSi/Si (0.66 eV) – Et 
(0.275 eV)], and thus the extracted ΦBn,eff  value of 0.33 eV from the Richardson plot in 
the low temperature regime is reasonable.  
 In the higher temperature regime (η = 1.8), the thermionic emission (TE) 
mechanism contributes more significantly to the reverse current as the electrons gain 
more energy to sufficiently surmount the NiSi/Si barrier. Similarly, the diffusion current 
dominates the forward current and a single slope is thus seen in the I-V curves. Hence, the 
ΦBn,eff value (0.42 eV) extracted in this temperature regime is increased and the ideality 
factor is reduced, bringing it closer to the value 1, where thermionic emission becomes 
the dominant carrier transport mechanism. 
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 In addition, for the completeness of the discussion, the introduction of hydrogen-
related species onto silicon through the treatment of the contact devices in (NH4)2S 
solution was also considered. Hydrogen was reported to alter ΦBn,eff through the 
passivation of surface defects that cause Fermi level pinning [3.26]. However, in our 
experiment, the silicidation reaction between nickel and silicon at 450 °C after the sulfide 
treatment would have consumed the hydrogen-passivated silicon surface during the initial 
phase of the silicidation reaction. Therefore, the possibility of the reduction in ΦBn,eff due 
to hydrogen-related species is not probable and S donor-like traps are the most likely 
cause for ΦBn,eff reduction. 
 
3.6  Summary 
In summary, modulation of ΦBn,eff by S donor-like traps was achieved through the 
use of pre-silicide (NH4)2S treatment. The solid-state reaction of Ni and Si at an 
annealing temperature of 450 °C after (NH4)2S treatment formed polycrystalline nickel 
mono-silicide NiSi film, and introduced S donor-like traps at the NiSi/Si junction. This 
was confirmed by SIMS, where an obvious segregation of S was observed. The donor-
like traps at the NiSi/Si junction led to a lowering of ΦBn,eff by ~ 0.26 eV, resulting in an 
ΦBn,eff of ~ 0.42 eV for NiSi/Si.  Owing to the different physical locations of S donor-like 
traps at the NiSi/Si interface and in the depletion region of the junction, processes such as 
trap-assisted tunneling and generation of electron-hole pairs can contribute to the carrier 
transport across the junction. This study provides an alternative method for lowering the 
ΦBn,eff at the NiSi/Si interface for silicon FETs. 
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Schottky Barrier Height Lowering of Nickel 
Disilicide NiSi2 on Silicon by Silicidation of Dual 




4.1  Introduction 
 Reduction of channel resistance Rch through strain engineering and channel length 
reduction has improved the drive current performance of silicon (Si) complementary 
metal-oxide-semiconductor (CMOS) field-effect transistors (FETs). However, the 
parasitic source/drain (S/D) series resistance RSD is becoming a significant fraction of the 
total transistor resistance Rtotal and will become a limiting factor for achieving high 
saturation drain current IDSAT at 22 nm technology node and beyond [4.1]-[4.2].  A major 
contribution of the S/D series resistance is the contact resistance Rc at the 
silicide/semiconductor interface. Reducing the effective Schottky Barrier Height ΦBeff at 
this interface would reduce Rc.   
 As discussed in Chapter 1, the use of nickel monosilicide (NiSi) self-aligned 
silicide contacts in the CMOS industry for FETs is due to its low resistivity, low 
formation temperature, low silicon consumption, and high linewidth-independent 
conductivity [4.3]-[4.7]. However, NiSi has a high effective electron Schottky barrier 
height ΦBn,eff of 0.65 eV at the NiSi/Si interface.  
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 Several techniques were explored to modulate the ΦBn,eff at the metal/Si interface. 
Rare-earth (RE) silicides with near conduction band edge work functions, for examples, 
erbium (Er) and ytterbium (Yb) silicides [4.8]-[4.14] were reported to reduce the ΦBn,eff at 
the RE-silicide/Si interface. Low ΦBn,eff values of 0.28 eV and 0.27 eV were achieved for 
ErSi2-x [4.8] and YbSi2-x [4.13], respectively. 
 Furthermore, the addition of rare earth material such as dysprosium (Dy) [4.15]-
[4.16] to Ni followed by silicidation was also demonstrated to reduce ΦBn,eff. In Ref. 
[4.16], the ΦBn,eff lowering effect observed by the silicidation of a Ni-Dy film stack was 
attributed to a Dy-rich interlayer at silicide and semiconductor interface. However, this 
phenomenon was not observed in the secondary ion mass spectrometry (SIMS) spectrum 
in Ref. [4.15], where there is an absence of Dy pile-up at the silicide/Si interface. 
Therefore, the underlying reason for the reduction of ΦBn,eff by silicidation of a dual layer 
Ni-Dy film stack needs further investigation. 
 In this Chapter, the mechanism governing the reduction of ΦBn,eff in contacts 
formed by annealing Ni-Dy films on silicon is clarified. Extensive material 
characterization based on X-ray diffraction (XRD), electron dispersive X-ray 
spectroscopy (EDX), secondary ion mass spectrometry (SIMS) and high-resolution 
transmission electron microscopy (TEM) was performed, showing the presence of NiSi2 
in the silicided Ni-Dy film stacks. The formation mechanism for the NiSi2 phase is 
elucidated and can be explained from both the thermodynamic and kinetic aspects of the 
solid-state silicidation reaction. Due to the formation of inverted NiSi2 pyramids, low 
values of ΦBn,eff of NiSi2 on Si are observed. The ΦBn,eff lowering effect is attributed to the 
high electric field at the tip of the inverted NiSi2 pyramid that increases the tunneling 
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probability of electrons, and results in thermionic-field emission (TFE) being the 
dominant carrier transport mechanism at the NiSi2/Si interface. This contributes 
significantly to the increase in reverse bias current and reduces the ΦBn,eff.  An analytical 
expression for the localized electric field is derived and it is found to be as high as           
~ 1.9 ×  106 V/cm based on our experimental results. In addition, double-gate FinFETs 
with NiSi2 contacts formed by annealing Ni-Dy film stack also show an enhancement in 
drive current over control FinFETs with NiSi contacts. This study provides an alternative 
method for lowering the ΦBn,eff at the silicide/Si interface for silicon FETs. 
 
4.2 Experimental details 
Blanket samples and contact device fabrication 
 N-type eight-inch silicon (100) substrates with a resistivity of 4-8 Ω⋅cm were used 
as starting materials. The silicon wafers were cleaned with sulfuric acid – hydrogen 
peroxide mixture (SPM) at 80 oC for 60 seconds (s) followed by a dilute hydrofluoric 
acid solution at 25 oC for 30 s. They were loaded into an electron beam evaporator for 
nickel (Ni) or nickel and dysprosium (Ni-Dy) deposition. Four experimental splits were 
introduced at this step:  (1) deposition of 5 or 15 nm of Ni [control], (2) deposition of 10 
nm of Dy followed by 5 nm of Ni [referred to as Ni (5 nm)/ Dy (10 nm) or phase-
engineered silicide-1], (3) deposition of 15 nm of Dy followed by 5 nm of Ni [referred to 
as Ni (5 nm)/ Dy (15 nm) or phase-engineered silicide-2], and lastly (4) deposition of 15 
nm of Dy followed by 15 nm of Ni [referred to as Ni (15 nm)/ Dy (15 nm) or phase-
engineered silicide-3]. These blanket samples subsequently underwent isochronal (30 s) 
Table 4.1 summarizes the experimental conditions performed in this work. 
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Table 4.1. A summary of the different experimental conditions performed in this work. 
Either the thickness of Dy was changed, while the thickness of Ni was kept constant, or the 










 In addition to blanket samples, contact devices were fabricated. For the contact 
devices, a 400 nm thick SiO2 was deposited on n-type Si using plasma-enhanced 
chemical vapour deposition (PECVD), patterned using photolithography, and etched by 
hydrofluoric acid (HF) to form active regions. Nickel and dysprosium were subsequently 
deposited according to the four experimental splits discussed above. A 450 °C 30 s 
silicidation anneal in N2 ambient was then performed. The unreacted nickel and 
dysprosium were removed by SPM solution at 80 oC for 120 s. Fig 4.1 shows the cross-
sectional schematics of the contact devices formed using nickel or nickel and dysprosium 
stack. Either nickel disilicide (NiSi2) or nickel monosilicide (NiSi) layers were formed 
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after the silicidation reaction. Any unreacted Ni layer or Dy-containing layers formed 

























Fig. 4.1. Schematics of (a) control and (b) phase-engineered contact devices, formed from 
annealing Ni or Ni-on-Dy films, respectively on Si(100). Silicidation was carried out at 450 °C 
for 30 s. The Ni layer or Dy-containing layers above NiSi2 or NiSi were removed during chemical 








4.3 Electrical characterization of contact devices formed by 
annealing nickel-dysprosium film stack on Si(100) 
A: Ni(thin)/Dy/Si(100) system  
 Fig. 4.2 shows the room temperature current-voltage (I-V) characteristics of 
contact devices formed using 450 °C anneal of Ni (5 nm) (control) and Ni (5 nm)/Dy (10 
nm) stack (phase-engineered silicide-1) on silicon.   
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Fig. 4.2. Room temperature current-voltage (I-V) curves of contact devices formed using 5 
nm Ni (control) and Ni (5 nm)/ Dy (10 nm) stack (phase-engineered silicide-1). A 450 °C 30 s 
silicidation anneal was performed. The higher reverse current in the contact device with phase-
engineered silicide-1 indicates a lower ΦBn,eff. 
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 For the contact device with phase-engineered silicide-1, a higher reverse current 
in the negative-bias region is observed and this indicates a lower ΦBn,eff as compared to 
the control contact device. The reverse current of the contact device with phase-
engineered silicide-1 has increased by four orders of magnitude as compared to the 
reverse current of the control contact device. Fig. 4.3 shows the I-V curves of the contact 
device with phase-engineered silicide-1 measured from 200 K to 360 K and in steps of  
20 K.   
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Fig. 4.3. Multi-temperature I-V characteristics of the contact device with phase-engineered 
silicide-1, formed using a 450 °C anneal of Ni (5 nm)/Dy (10 nm) stack. 
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 An extraction of the ΦBn,eff was performed using the Richardson plot (Fig. 4.4) 
where I-V curves at various temperatures (Fig. 4.3) were used. The ΦBn,eff can be obtained 
from  






eff sd I Tk
q d T
Φ = −   ,                                          (4.1) 
where q is the electronic charge, T is the temperature in degrees Kelvin, k is the 
Boltzmann constant, and Is is obtained by extrapolating the log{I/[1-exp(-qV/kT)]} versus 
V curve to V equals zero [4.17]. From the slope of the Richardson plot in Fig. 4.4, an 
ΦBn,eff of 0.13 eV was obtained.   












Ni (5 nm)/ Dy (10 nm)
Phase-Engineered using








Fig. 4.4. Richardson plot for the extraction of ΦBn,eff for the contact device with phase-
engineered slicide-1. A low ΦBn,eff of ~ 0.13 eV was obtained. 
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B: Ni(thick)/Dy/Si(100) system  
 Similarly, the room temperature I-V characteristics of the contact device formed 
using 450 °C anneal of Ni (15 nm)/Dy (15 nm) stack [phase engineered silicide-3] on 
silicon is shown in Fig. 4.5. The reverse current for this contact device has not changed as 
dramatically as the reverse current of the contact device with phase-engineered silicide-1 
observed in Fig. 4.2. The reverse current of the contact device with phase engineered 
silicide-3 has only increased by two orders of magnitude as compared to the reverse 
current of the control contact device. 
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Fig. 4.5. Room temperature I-V curves of the contact devices formed using 15 nm Ni 
(control) and Ni (15 nm)/ Dy (15 nm) stack (phase-engineered silicide-3). A 450 °C 30 s anneal 
was performed.  
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 Multi-temperature I-V characteristics were obtained by carrying out the 
measurements in the range of temperatures from 210 K to 370 K, and in steps of 20 K, 
and shown in Fig. 4.6. The reverse currents appear to be insensitive to increasing reverse 
bias at all temperatures (generally flat in the presence of -1 V bias), except at the 
temperature of 210 K. This is in contrast to Fig. 4.3 where the reverse current increases 
with increasing reverse bias. From the slope of the Richardson plot in Fig. 4.7, an ΦBn,eff 
of 0.46 eV was obtained. 
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Fig. 4.6. Multi-temperature I-V characteristics of the contact device with phase-engineered 
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Fig. 4.7. Richardson plot for the extraction of ΦBn,eff for the contact device with phase- 
engineered silicide-3.  An ΦBn,eff of ~ 0.46 eV was obtained. 
 
C: Distribution of Is   
 The device-to-device uniformity of the ΦBn,eff values was also examined. I-V 
characteristics from ten contact devices across each wafer with different experimental 
conditions were measured, and Is was extracted. Fig. 4.8 shows the cumulative 
distribution plot of Is for contact devices formed using nickel or nickel-dysprosium film 
stack. The median Is of contact devices formed using nickel-dysprosium film stack is at 
least more than two orders of magnitude higher than the median Is of control devices.  
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The tight Is distribution for all device splits also indicate good device-to-device 
uniformity 







































































4.4 Material characterization of contact devices and blanket 
samples formed by annealing nickel-dysprosium film 
stack on Si(100) 
 In order to physically understand what caused the effective electron Schottky 
barrier height lowering for the contact devices with phase-engineered silicides, material 
characterization results of the contact devices and blanket samples were analyzed 
 
A: Ni(thin)/Dy/Si(100) system  
 Focused ion beam (FIB) cut was carried out for the contact device shown in Fig. 
4.2, with phase-engineered silicide-1. The high-resolution cross-sectional TEM image of 
the contact device is shown in Fig. 4.9 (a). Several nickel disilicide NiSi2 (obtained by 
EDX at localized spots) pyramids with distinct boundaries are observed in the TEM 
image. In order to facilitate the understanding of the TEM image in Fig 4.9 (a), a two-
dimensional schematic is shown in Fig. 4.9 (c) to give an example of what can be 
observed from a TEM image of a contact device containing four inverted pyramids across 
its plane, and represented by a three-dimensional schematic [Fig. 4.9 (b)]. Fig. 4.9 (a) 
could therefore depict a contact device with multiple pyramids formed throughout its 
plane.  
 The NiSi2 phase was further confirmed by X-ray diffraction (XRD) phase analysis 
obtained from a blanket sample with phase-engineered silicide-1 (annealed at 450 °C). 
Fig. 4.10 (a) shows three nickel monosilicide (NiSi) peaks corresponding to (111), (211) 
and (103) lattice planes for the control (5 nm Ni) blanket sample. In contrast, a sharp and 
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Fig. 4.9.  (a) High-resolution transmission electron microscopy (TEM) image of the 
contact device with phase-engineered silicide-1 (with SPM wet etch) [Fig. 4.2]. The contact 
device was annealed at 450 °C in N2 ambient for 30 s. (b) A three-dimensional (3D) schematic of 
a contact device with four pyramids across its plane. (c) A two-dimensional (2D) schematic of the 
contact device’s cross-sectional interface in (b). 
 
distinct nickel disilicide (NiSi2) peak corresponding to (111) lattice plane is observed for 
the blanket sample with phase-engineered silicide-1.   
 The two-dimensional (2D) θ–2θ XRD Debye diffraction pattern for the blanket 
sample with phase-engineered silicide-1 is also shown in Fig 4.10 (b). A Debye 
diffraction pattern, is a plot of diffraction intensity for a given diffraction angle 2θ (x-
axis) and χ (y-axis). The high intensity and well-defined spot observed in Fig. 4.10 (b) 
corresponds to NiSi2 (111) phase and it indicates that the phase-engineered silicide-1 is 
highly textured or epitaxial.  
 In addition, four distinct layers can be observed in the TEM image [Fig. 4.11] of 
the blanket sample with phase-engineered silicide-1 (without SPM clean). They are (1) a 
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NiSi2 layer, (2) an amorphous layer with Dy and Si atomic ratio of 1:1, (3) a Dy-rich 
layer and (4) a Ni rich-layer. 
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Fig. 4.10. (a) X-ray diffraction (XRD) phase analysis of blanket silicide films (without wet 
etch) formed by annealing Ni (5 nm) and Ni (5 nm)/ Dy (10nm) stack (phase-engineered silicide-
1) at 450 °C for 30 s. The high intensity and well-defined spot in the XRD general area detector 
diffraction system (GADDS) scan in (b) indicates that the phase-engineered silicide-1 is highly-



















Fig. 4.11. Cross-sectional TEM image of the blanket sample with phase-engineered 
silicide-1 sample (without SPM wet etch). The sample was annealed at 450 °C in N2 ambient for 
30 s. 
 
 Further investigation of the types of phases formed by annealing Ni (5 nm)/Dy 
(10 nm) stack [phase-engineered silicide-1] at different temperatures were studied and 
shown in Fig. 4.12 (a). NiSi2(111) phase was formed at all annealing temperatures from 
350 °C to 650 °C.  In a separate XRD study, blanket samples formed by annealing Ni (5 
nm)/Dy (15 nm) stack [phase-engineered silicide-2] at different temperatures were also 
characterized and shown in Fig. 4.12 (b). Similarly, NiSi2(111) phase was observed for 
the same range of temperatures (350 to 650 °C), even though the thickness of Dy has 
been increased to 15 nm. Therefore, regardless of the thickness of Dy in the film stack, 
the solid-state silicidation reaction for a Ni/Dy/Si(100) system would form NiSi2(111) 
phase, if a thin layer of Ni is deposited. 
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Fig. 4.12.  (a) XRD phase analysis of blanket silicide samples formed using (a) Ni (5 nm)/ 
Dy (10 nm) and (b) Ni (5 nm)/ Dy (15 nm) stack. These samples were annealed in a range of 
different temperatures, from 250 °C to 650 °C for 30 s in N2 ambient. NiSi2(111) phase is 
observed from 350 °C to 650 °C for the two different types of Ni/Dy stacks. The films annealed 
at 250 °C may have a peak position that is close to the peak position of NiSi2(111) phase, but it is 
most probably due to Dy2O3(110) phase with 2θ at 29.68 °. 
 
B: Ni(thick)/Dy/Si(100) system  
 Focused ion beam (FIB) cut was also carried out for the contact device shown in 
Fig. 4.5, with phase-engineered silicide-3. Cross-sectional TEM images of the contact 
device obtained at low and high magnifications are shown in Figs. 4.13 (a) and (b), 
respectively. A large pyramid and several very small pyramids with (111) facets are 










Fig. 4.13. (a) Low magnification and (c) high resolution cross-sectional transmission 
electron microscopy (TEM) images of the contact device with phase-engineered silicide-3 in Fig. 
4.5. 
 
of nickel monosilicide (NiSi) with a thickness of ~ 34 nm. 
 XRD phase analysis for the blanket sample with phase-engineered silicide-3 
(annealed at 450 °C) is shown in Fig. 4.14 (a). NiSi2(111), DySi2(031) and nickel 
monosilicide (NiSi) peaks corresponding to (111), (201) and (112) lattice planes were 
detected. In Fig. 4.14 (b), the four distinct and high-intensity bright spots corresponding 
NiSi(112), NiSi(201), DySi2(031) and NiSi2(111) phases indicate that the film is highly 
textured with preferred orientations in the abovementioned lattice planes. 
 The different types of phases formed at different annealing temperatures (250 °C 
to 650 °C) for phase-engineered silicide-3 were also analyzed by XRD and shown in Fig. 
4.15 (a). Both NiSi2 and NiSi phases are observed for all the samples annealed in the 
range of temperatures from 350 °C to 650 °C. Therefore, the solid-state silicidation 
reaction for a Ni/Dy/Si(100) system with a thicker layer of Ni, would form the Ni mono-  
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Fig. 4.14. (a) XRD phase analysis of blanket silicide samples (without wet etch) formed by 
annealing Ni (15 nm) and Ni (15 nm)/ Dy (15nm) stack (phase-engineered silicide-3) at 450 °C 
for 30 s. The general area detector diffraction system (GADDS) scan in (b) shows four distinct 
and high-intensity bright spots corresponding NiSi(112), NiSi(201), NiSi2(111) and DySi2(031) 
phases, indicating that phase-engineered silicide-3 is highly textured with preferred orientations 
in the abovementioned lattice planes. 
 
silicide NiSi phase in addition to the NiSi2 phase, even if Dy thickness is kept the same 
(15 nm) as the Ni/Dy/Si(100) system with a thin layer of Ni (phase-engineered silicide-
2). This implies that the type of nickel silicide phase that would be formed is dependant 
on the thickness of Ni.  
 Further understanding of the elemental distribution in the blanket sample with 
phase-engineered silicide-3 (annealed at 450 °C) was obtained through secondary ion 
mass spectrometry (SIMS) and shown in Fig. 4.15 (b). High intensities of Dy and Ni are 
observed at the surface of the sample and relatively equal intensities of Ni and Si are 
observed at a depth of ~ 22 nm from the surface of the sample. These observations reveal 
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that the sample consists of Ni- and Dy- rich layers at the surface and a layer of Ni and Si 
with similar atomic composition at a distance away from the surface. The latter finding 
fits well with the observations obtained from XRD [Fig. 4.15 (a)] and TEM (Fig. 4.13) 
analysis, where nickel mono-silicide (NiSi) phase was detected and observed, 
respectively. 
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Fig. 4.15. (a) XRD phase analysis of the blanket samples formed by annealing Ni (15 nm)/ 
Dy (15 nm) stack in a range of different temperatures (250 °C to 650 °C) for 30 s. (b) Secondary 
ion mass spectrometry (SIMS) depth profile for the blanket sample formed by annealing Ni (15 
nm)/ Dy (15 nm) stack (phase-engineered silicide-3) at 450 °C for 30 s. Ni- and Dy-rich layers 
are observed at the surface and a nickel mono-silicide NiSi layer is observed at a depth of ~ 22 
nm from the surface. This reinforced the findings of XRD and TEM analysis, where NiSi was 




4.5 Discussion on the formation mechanism of nickel 
disilicide NiSi2 and nickel mono-silicide NiSi phases from 
kinetic and thermodynamic aspects of the reaction 
 Three important observations have been made so far: (1) the presence of an 
amorphous DySi layer, (2) the formation of NiSi2 pyramids for all samples with phase-
engineered silicides, and (3) the formation of an additional NiSi layer for the sample with 
phase-engineered silicide-3.  
 The formation mechanism of an amorphous layer containing rare-earth and silicon 
atoms was discussed in detail by L. J. Chen et al. in Ref. [4.18]. There are several 
essential conditions necessary for the formation of the amorphous layer and they are (1) 
the fast diffusion of one species with smaller size (Si) in the other (Dy), (2) a large 
negative heat of mixing in the amorphous alloy to provide the necessary driving force for 
the reaction, and (3) a low annealing temperature so as to suppress the nucleation or 
growth of thermodynamically preferred crystalline intermetallic compounds [4.18]. In 
fact, the presence of the amorphous layer was observed even in as-deposited Dy/Si 
samples [4.19]. Therefore, it can be deduced that the silicidation of the Ni-Dy film stacks 
would have formed the amorphous DySi layer during the initial stage of the reaction and 
both NiSi2 and NiSi layers observed in this work were subsequently formed. Our 
discussion will focus on the formation mechanism of both NiSi2 and NiSi layers as these 
layers determine the values of ΦBn,eff in our experiment. 
 The XRD spectra in Fig. 4.12 and 4.15 (a) clearly show the formation of NiSi2 at 
the temperature of 350 °C and above. This is surprising as metal-rich dinickel silicide 
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(Ni2Si) [4.20]-[4.21] and nickel monosilicide (NiSi) [4.22]-[4.23] are typically formed at 
lower temperatures (< 700 °C) and nickel disilicide (NiSi2) is formed at higher 
temperatures (> 700 °C). Although NiSi2 is a stable phase in contact with Si, and has a 
lower free energy of formation than NiSi [4.24], the fact that NiSi2 is only observed at 
temperatures greater than 700 °C is due to its nucleation-controlled formation which 
requires a high temperature to overcome the activation energy barrier. In contrast, Ni2Si 
and NiSi phase formations are diffusion-controlled. However, the thickness of the Ni film 
deposited can significantly affect the type of nickel silicide formed [4.25]. Nickel 
disilicide (NiSi2) phase was observed to form at even lower temperatures [4.25]-[4.28] 
such as 220 °C [4.28] and from a thin layer of nickel (< 12 nm) [4.25]. 
 In our experiment, there are several factors contributing to the nucleation of NiSi2 
phase. Firstly, from the kinetics viewpoint of the solid-state reaction, the Ni atoms, which 
have a diffusion coefficient that is ten times larger than the diffusion coefficient of Si 
[4.22], [4.29], would have to diffuse through the already-formed amorphous DySi layer 
(α-DySi) so as to nucleate NiSi2 on the Si surface. The amorphous DySi (α-DySi) layer 
acts as a kinetic diffusion barrier in this instance, and the flux of Ni diffusing through the 
DySi diffusion barrier is limited, therefore resulting in the nucleation of silicon-rich 
NiSi2. This phenomenon is similar to the formation of NiSi2 by annealing a 
Ni(Ti)/oxide/Si film stack at 300 °C, where the oxide layer acts as a diffusion barrier 
[4.30].  
 Furthermore, the thermodynamic driving force (negative totalGΔ ) for the 
nucleation of NiSi2 on Si at a low temperature can be provided by (1) the low interfacial 
energies iGΔ [4.30]-[4.31] at the NiSi2/Si(100) and NiSi2/Si(111) interfaces as compared 
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to that of NiSi/Si(100), (2) the small lattice mismatch (0.4 %) between NiSi2 and Si 
[4.30], [4.32], and (3) the small volume change [4.33] of only 2 % arising from the 
difference in thickness between NiSi2 and Si (volume change for the difference in 
thickness between NiSi and Si is 10 %). As the nucleation of NiSi2 is easiest on (111) Si 
planes due to the fact that (111) planes of NiSi2 are parallel to the Si (111), NiSi2 
crystallites therefore take the form of a pyramidal shape. 
 Now, the effect of Ni thickness on the NiSi2/Si interfacial morphology and phase 
transformation will be discussed. For the thin Ni system, the supply of Ni flux is 
especially limited, and after the growth of large NiSi2 pyramids, the reaction stops [Fig. 
4.16 (a)] as the Ni source is depleted. This results in an undulating NiSi2/Si interface. On 
the contrary, for the thick Ni system, if there is excess or sufficient Ni source remaining 
after the growth of large NiSi2 pyramids, it can be postulated that more pyramids may 
grow in spaces between these large pyramids, instead of diffusing through the already-
formed NiSi2 pyramids (which acts as another diffusion barrier) to grow another layer. 
When there is a sufficiently high density of nucleation sites, these pyramids may merge, 
forming a less undulating interfacial morphology [Fig. 4.16 (b)] and a more continuous 
NiSi2 film with small (111) facets and only very few large pyramids. In addition, the 
transformation or conversion of NiSi2 phase to NiSi can also occur if there is further 
existence of unreacted Ni source in the range of temperatures in which NiSi is a stable 







































Fig. 4.16. Schematics showing the solid-state silicidation reaction when annealing (a) 
Ni(thin)/Dy/Si, and (b) Ni (thick)/Dy/Si film stacks.  
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4.6 Discussion on the effect of pyramidal NiSi2 on the effective 
electron Schottky barrier height  
 The effective electron Schottky barrier height ΦBn,eff of NiSi2 on Si is influenced 
by the interface structure or morphology [4.34]-[4.36]. As observed from the TEM 
images presented in this work, the interface structure of NiSi2 is not smooth but 
undulating due to the NiSi2 pyramids. The carrier transport at these interfaces would be 
affected by the interfacial structural inhomogeneity, distribution, and size of pyramids 
[4.26]. The high electric-fields concentrated at the tip of the NiSi2 pyramid protruding 
into Si substrate [Fig. 4.17 (a)] will result in a high local tunneling probability for 
electrons, and give rise to a large reverse current.   
 The difference in the extracted Is values observed in Fig. 4.8 for the three different 
phase-engineered experimental splits may be correlated to the localized electric fields 
(depending on the pyramid size) and the distribution of pyramids. Indeed, the TEM 
image in Fig. 4.9 (a) physically shows the difference between the Ni/Dy/Si system with 
thin nickel deposited (with a lower ΦBn,eff) and the Ni/Dy/Si system with thick nickel 
deposited in Fig. 4.13. The former has large pyramids that are densely packed while the 
latter has only one large pyramid with several (111) facets. Hence, from a microscopic 
viewpoint, an equation that can describe the saturation current IS-P for a given pyramid 
can be simply given by  
( )S P tunnel P TE total PI J A J A A− = + − ,                                           (4.2) 
where Jtunnel is the tunneling current density, JTE is the thermionic emission (TE) current 
density, Ap is the area of the pyramid where the carrier transport mechanism is tunneling, 
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and Atotal is the total area of the pyramid. Macroscopically, it should be noted that the 
number (n) of pyramids in the junction’s contact area will also affect the overall IS.  
 In addition, an analytical expression for the electric field needed for tunneling can 
also be found by considering the carrier transport across the silicide pyramid tip/silicon 
Schottky barrier. Electrons with energies below the top of the barrier will penetrate the 
triangular barrier through quantum-mechanical tunneling [4.37]-[4.38], as shown in the 















Fig. 4.17. (a) Schematic showing the electric field lines acting on a NiSi2 pyramid. (b) 
Energy band diagram showing the disilicide/silicon interface under reverse bias VR. A triangular 
barrier is shown above the disilicide’s Fermi level Efm. EF, EC and EV are the Fermi energy level, 
conduction and valence band edge of the silicon respectively. Different carrier transport 
mechanisms can happen across the barrier and they are thermionic emission (TE) and thermionic-
field emission (TFE). 
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 Applying Wentzel-Kramers-Brillouin (WKB) approximation to the Schrodinger’s 
equation, with the wavefunction of the electron being described as an exponential 
function that decays exponentially with distance, the probability P of a triangular barrier 
being penetrated by an electron with energy E less than the height of the barrier is given 
by 









= = ,                                               (4.3) 
 where q is electron charge, m* is effective mass of electron in the silicide, = is Planck’s 
constant and ξ is the electric field [4.39]. 
 Therefore, the number of electrons N in the energy range Efm + q (ΦB –E) to Efm + 
q(ΦB – E + dE) penetrating through the triangular barrier from disilicide to silicon is 
proportional to the tunneling probability P and the Fermi-Dirac distribution of the 
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Equation (4.4) has a maximum value at an energy level Ep where the carrier transport is 
thermionic-field emission (TFE). The maximum electric field at Ep can be determined by 
solving dN
dE





3 2[ ] 0.
                                          
pqm E q
kTξ
⎛ ⎞ ⎛ ⎞−⎜ ⎟ ⎜ ⎟⎝ ⎠ ⎝ ⎠ + ==                                          (4.5) 





.    p
kT qm E
q
ξ = =                                              (4.6) 
As Ep is given by (ΦB - ΦBn,eff) and ΦB equals to 0.65 eV, a maximum electric field maxξ of 
1.9 ×  106 V/cm is calculated from equation 4.6 by using the value of ΦBn,eff (0.13 eV) 
obtained from the Richardson plot in Fig. 4.4 for the thin Ni system using 
Ni(5nm)/Dy(10nm)/Si film stack. This value of electric field agrees well with observed 
electric fields of 1-3 MV/cm reported in Ref. [4.40]. In addition, even though such high 
electric field also exists at the tip of the large inverted pyramid for the thick Ni system 
using Ni(15nm)/Dy(15nm)/Si film stack (Fig. 4.13), the contribution of the tunneling 
current to the total current is nevertheless small due to very few large pyramids being 
present at the NiSi2/Si interface. Therefore, the thermionic emission (TE) current 






4.7 FinFETs fabrication and electrical characterization  
 Active area and fin definition 
 The starting wafers for the fabrication of FinFETs were p-type silicon-on-
insulator (SOI) substrates with resistivity of 5 – 10 Ω-cm. The silicon body and buried 
oxide (BOX) thickness were 60 nm and 140 nm, respectively. Thinning of the silicon 
body from 60 nm to 40 nm was achieved by thermal oxidation in a furnace and a dilute 
hydrofluoric (DHF) etch. Twenty silicon fins with fin widths of 40 nm and 50 nm were 
subsequently patterned by photolithography and etched.  
 
Gate stack, spacer and source/drain formation 
After the formation of Si fins, a 2 nm thick hafnium dioxide (HfO2) was deposited 
by atomic layer deposition (ALD), and followed by a post-deposition anneal at 700 °C. A 
10 nm thick titanium nitride (TiN) and a 250 nm thick amorphous Si were subsequently 
deposited and etched for gate stack formation. Low pressure chemical vapour deposition 
(LPCVD) of Si3N4 (50 nm) and etch was performed for spacer formation. Arsenic (As) 
implant at a dose of 3 ×15 atoms-cm-2 together with a spike anneal at 1070 °C for 1 s 
were next carried out for source/drain formation. Finally, 5 nm thick Ni was deposited for 
the control FinFETs, and a film stack comprising of 5 nm of Ni and 10 nm Dy (phase-
engineered silicide-1) was deposited for the phase-engineered FinFETs. Silicidation was 
performed at 450 °C and excess metal (Ni or Dy) was removed using a sulphuric acid and 
hydrogen peroxide mixture (H2SO4:H2O2 = 4:1) before electrical characteristics were 
measured. Fig. 4.18 summarizes the key process steps used in this work for the 
fabrication of n-channel FinFETs. 
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Si fin definition
HfO2 (2 nm) gate dielectric deposition
TiN (10 nm) and Poly-Si gate formation
Spacer formation (50 nm)
3×15 atoms-cm-2As S/D implant and anneal
Ni or Ni/Dy film stack deposition 
















Control (5 nm Ni) Phase-Engineered using 
Ni(5 nm)/Dy(10 nm) 
(c) (d)  
Fig. 4.18. (a) Key process steps used in this work for the fabrication of n-channel FinFETs. 
(b) Top-view scanning electron microscopy (SEM) images of the FinFET, showing 20 fins, gate, 
source, and drain regions. (c) and (d) Cross-sectional schematics of the FinFETs with NiSi or 
NiSi2 contacts formed on the source/drain regions using  Ni or Ni/Dy film stack, respectively.  
 
Fig. 4.19 shows the IDS-VGS and IDS-VDS characteristics of a pair of n-channel 
FinFETs with NiSi contacts formed using 5 nm of Ni, and NiSi2 contacts formed using Ni 
(5nm) /Dy (10 nm) film stack, respectively. The two devices have gate lengths LG of 40 
nm and fin widths Wfin of 40 nm. As these are double-gate FinFETs, the effective fin 
width Weff of each device is defined as 2 ×  Hfin, where Hfin is the height of the fin. 
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Therefore, the Weff is 80 nm. Fig. 4.19 (a) shows that both the control and phase-
engineered FinFETs have comparable short channel effects (SCEs), with drain-induced 
barrier lowering (DIBL) of 63 mV/V, and subthreshold swing SS of 107 mV/dec. There is 
also no observable degradation in the OFF-state leakage current. At a fixed gate 
overdrive (VGS-VT ) of 0.8 V, ~ 142 % enhancement in drive current IDSAT is observed at 
VDS of 1V from the IDS-VDS characteristics in Fig. 4.19 (b). The enhancement in drive 
current is attributed to the reduction in series resistance RSD due to the formation of NiSi2 
pyramids. 
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Fig. 4.19. (a) IDS-VGS and (b) IDS-VDS characteristics of a pair of n-channel FinFETs with 
gate lengths LG of 40 nm and effective fin widths Weff of 80 nm. NiSi contacts were formed for the 





In addition, the SS, DIBL and saturation threshold voltage VT at different gate 
lengths were evaluated and they do not show any appreciable shift (Fig. 4.20, Fig. 4.21 
and Fig. 4.22) for the phase-engineered FinFETs with the NiSi2 contacts as compared to 
the control FinFETs with NiSi contacts. Fig. 4.23. (a) shows a plot of drive current at a 
fixed gate overdrive (VGS - VT) of 0.8 V and VDS of 1 V for two sets of n-channel FinFET 
devices with NiSi and NiSi2 contacts, for a range of gate length LG varied from 0.04 μm 
to 1 μm. The IDSAT increases with a reduction in gate length for both FinFETs with NiSi 
and NiSi2 contacts. Nevertheless, there is still an increase in the percentage enhancement 
in IDSAT, obtained by comparing two sets of n-channel FinFETs with NiSi and NiSi2 
contacts as the gate length decreases. This implies that using Dy interlayer to form NiSi2 
contacts can be promising for advanced technology nodes, where parasitic source/drain 




















Fig. 4.20. N-channel FinFETs with NiSi and NiSi2 contacts show comparable subthreshold 
swing SS for different gate lengths. 
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Fig. 4.21. N-channel FinFETs with NiSi and NiSi2 contacts show comparable values of 


























Fig. 4.22. N-channel FinFETs with NiSi and NiSi2 contacts show comparable values of 






















































































Fig. 4.23. (a) IDSAT vs LG and (b) IDSAT enhancement vs LG characteristics for n-channel 
FinFETs with NiSi and NiSi2 contacts. As the gate length is scaled, the percentage enhancement 
in IDSAT increases, and this implies that using Dy interlayer to form NiSi2 contacts can be 
promising for advanced technology nodes, where parasitic source/drain series resistance become 
a limiting factor [4.1]. 
 
The increase in drive current is credited to the reduction in parasitic series 
resistance from 11435 Ω-μm to 5558 Ω-μm and shown in Fig. 4.24. The drop in RSD is 
attributed to the lowering of effective electron Schottky barrier height of NiSi2 on the 
doped Si source/drain regions. A calculation was performed to relate the lowering of 
ΦBn,eff with the reduction in contact resistance RC and parasitic series resistance RSD.  By 
taking the ratio of the RC for both control and phase-engineered contact device, a 
reduction in RC by approximately two times [RC NiSi/Si/ RC disilicide/Si = exp(0.65)/exp(0.13) 
~ 2] is obtained. Assuming that the decrease in RSD is largely contributed by the decrease 
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in RC, the calculated value of 2 is close to the 51.3 % decrease in RSD, and is therefore 
reasonable. It should also be noted that although the parasitic series resistance are of 
relatively high values (largely due to a lack of source/drain extension implant under the 
spacer that contributes to the parasitic series resistance), the comparison between the 
control FinFETs with NiSi contacts and the phase-engineered FinFETs with NiSi2 
contacts is fair since the two sets of devices underwent the same front-end processes 
before the contact formation.  
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Fig. 4.24. The parasitic series resistance RSD extracted at zero gate length shows a drop for 
n-channel FinFETs with NiSi2 contacts formed using Ni (5 nm)/ Dy (10 nm) film stack over 





Rapid thermal annealing of nickel-dysprosium (Ni-Dy) film stacks on silicon 
resulted in the formation of nickel disilicide (NiSi2) phase or both NiSi2 and nickel mono-
silicide NiSi phases, depending on the thickness of Ni used in the film stacks. The 
formation mechanism for NiSi2 and NiSi phases was elucidated and explained from both 
the thermodynamic and kinetic aspects of the solid-state reaction. In addition, lowering of 
ΦBn,eff at the silicide/Si interface was observed and attributed to the formation of inverted 
NiSi2 pyramids. The high electric field at the tips of the inverted NiSi2 pyramids 
increased the tunneling probability of electrons, and resulted in thermionic-field emission 
(TFE) being the dominant carrier transport mechanism at the NiSi2/Si interface. This 
contributed significantly to the increase in reverse bias current and the reduction in the 
ΦBn,eff. An analytical expression for the localized electric field was derived and calculated 
to be as high as ~ 1.9 ×  106 V/cm based on our experimental result. In addition, double-
gate n-channel FinFETs with NiSi2 contacts also showed an enhancement in drive current 
and reduction in series resistance over control FinFETs with NiSi contacts. This implies 
that using Dy interlayer to form NiSi2 contacts can be promising for advanced technology 
nodes, where parasitic source/drain series resistance become a dominant factor in 
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Schottky Barrier Height Lowering of Epitaxial 
Metastable Nickel Digermanide NiGe2 on Ge(100) 





 Silicon (Si) complementary metal-oxide-semiconductor (CMOS) field-effect 
transistors (FETs) have been aggressively scaled for better speed performance. However, 
sustaining the device scaling-driven performance has become increasingly difficult. A 
significant problem is the degradation of carrier mobility in the channel. This is due to the 
use of high doping in the channel for the suppression of short channel effects in scaled 
devices. Thus, to extend the speed or power consumption performance of CMOS devices, 
high mobility channel materials such as germanium (Ge) can be adopted for the 
enhancement of carrier mobility in the channel.  
 Ge has an electron mobility that is two times higher than that of Si, and is an 
attractive alterative channel material for high performance MOSFETs [5.1]-[5.4]. Ge is 
also compatible with mainstream Si CMOS technology [5.5], and allows process 
temperatures to be reduced. However, many reports showed that n-channel Ge MOSFETs 
have inferior drive current performance over Si n-channel MOSFETs [5.6]-[5.9]. One of 
the problems for realizing high-performance Ge n-MOSFETs is the large effective 
electron Schottky barrier height ΦBn,eff at the metal/Ge interface. The large ΦBn,eff is due to 
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the strong Fermi level pinning effect related to the location of the charge neutrality level 
(CNL) near the valence band edge of Ge [5.10]. 
 Nickel (Ni) is currently the metal used for forming low resistivity nickel mono-
silicide NiSi contacts in CMOS technology [5.11]. Therefore, using the same Ni metal for 
nickel germanide contact formation is also of interest to the CMOS industry. Nickel 
mono-germanide (NiGe) has a Ni:Ge atomic ratio of 1:1, and an orthorhombic crystal 
structure. A volume of Ni consumes ~ 1.4 volume of Ge to form ~2.5 volume of NiGe by 
rapid thermal annealing (RTA) at temperatures between 350 °C to 500 °C [5.12]-[5.13]. 
However, a large ΦBn,eff of  ~0.6 eV exists at the NiGe/n-Ge(100) interface. 
  Several techniques were explored to modulate the ΦBn,eff at the NiGe/n-Ge(100) 
interface. They include segregation of (1) dopants such as arsenic and phosphorous [5.14] 
and (2) chalcogens such as selenium and sulfur [5.15]-[5.16] during nickel 
germanidation.  Low values of ΦBn,eff were achieved using the abovementioned methods. 
However, the use of laser annealing (LA) to form nickel germanide on Ge(100), and its 
impact on ΦBn,eff  has not been investigated. 
 In this Chapter, the formation of nickel germanide NiGex via pulsed excimer LA 
is shown. A Ge-rich NiGex film was formed with LA and identified by four different 
material characterization methods. They were (1) X-ray diffraction (XRD), (2) energy 
dispersive X-ray spectroscopy (EDX), (3) Rutherford backscattering spectroscopy (RBS), 
and (4) transmission electron microscopy (TEM) analysis. Nickel digermanide NiGe2 
was formed epitaxially on Ge(100) at a laser fluence of 300 mJ/cm2. The formation 
mechanism of the metastable NiGe2 phase (not expected in the Ni-Ge binary system) is 
explained from both the thermodynamic and kinetic aspects of the laser annealing 
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reaction. This work is one of the two reports on the formation of NiGe2 phase, with the 
other report [5.17] showing that NiGe2 could be formed from the stoichiometric mixture 
of elemental components under high pressure (5.5 GPa) and high temperature (700 °C).  
Lastly, the ΦBn,eff of NiGe2 on Ge(100) was evaluated and the reduced ΦBn,eff of 0.37 eV 
can be attributed to the reduction in the density of interface states induced by dangling 
bonds. 
 
5.2  Experimental details  
 
Blanket samples and contact device fabrication 
 N-type Ge (100) wafers were used for the fabrication of contact devices and 
blanket samples. A 200 nm thick silicon dioxide SiO2 was deposited using plasma-
enhanced chemical vapour deposition (PECVD), patterned using photolithography, and 
etched by hydrofluoric acid (HF) to form active regions for the contact devices. A 15 nm 
thick Ni film was subsequently deposited on both the contact devices and blanket 
samples, and LA and RTA were carried out.  
 RTA was performed at a temperature of 350 °C for 30 s in N2 ambient. Pulsed 
excimer LA (wavelength, λ = 248 nm and full width half maximum of the pulse = 23 ns) 
with different fluence and number of pulses was performed using a Lambda Physik laser 
generator under continuous N2 purging. Single or ten pulses of laser anneal, with the 
fluence of each pulse varied from 150 mJ/cm2 to 300 mJ/cm2 was used. For LA using 


















LA Device  
Fig. 5.1. Schematics showing the process of forming NiGe/n-Ge(100) and NiGe2/n-
Ge(100) contact devices with rapid thermal annealing (RTA) and laser annealing (LA), 
respectively. A 15 nm thick Ni film was deposited and annealing was performed. Nickel mono-
germanide (NiGe) was formed with RTA at 350 °C for 30 s and nickel digermanide (NiGe2) was 
formed with a 10-pulses laser irradiation at a fluence of 300 mJ/cm2 per pulse. 
 
 The laser spot size was 2 x 2 mm2 and continuous stepping and scanning in the X 
and Y direction was performed for 2 x 2 cm2 samples. Excess Ni was selectively removed 
using concentrated sulfuric acid H2SO4 at room temperature (25 °C), and a backside 
ohmic contact was formed by depositing a 200 nm thick Al layer for the contact devices. 
Fig. 5.1 shows the cross-sectional schematics for contact devices formed using RTA and 
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LA. Material and electrical characterization were subsequently performed to examine the 
phase, interfacial morphology, film composition, sheet resistance, and ΦBn,eff.   
 
5.3  Electrical and material characterization of blanket 
samples of NiGex films formed by laser and rapid thermal 
anneal  
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Fig. 5.2. Sheet resistance for the NiGex films as a function of laser fluence. As the laser 





 Nickel germanide NiGex films formed by laser annealing using different fluence 
and number of pulses were first evaluated by sheet resistance measurements and shown 
in Fig. 5.2. It is observed that the sheet resistances Rs of the germanide films formed 
using laser fluence equal or greater than 200 mJ/cm2, decrease with an increase in laser 
fluence, and an increase in the number of pulses. At a laser fluence of 300 mJ/cm2, the 
sheet resistances of blanket samples formed using 10-pulses and a 1-pulse irradiation are 







~ 45  nm
(a) (b)
 
Fig. 5.3. Low magnification cross-sectional TEM images of the NiGex films formed using 
(a) 1-pulse and (b) 10-pulses LA at the fluence of 300 mJ/cm2 per pulse. 
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 Cross-sectional transmission electron microscopy (TEM) images of these samples 
in Figs. 5.3 (a) and (b) reveal that the NiGex film formed using a 1-pulse laser irradiation 
exhibit a smaller thickness (~ 45 nm) than the NiGex film (~ 70 nm) formed using 10-
pulses laser irradiation. The difference in sheet resistances of the two NiGex films is 
therefore due to the differences in film thickness and resistivity (Fig. 5.2). In addition, 
since samples formed from 10-pulses laser irradiation gave lower Rs, we shall focus on a 






Fig. 5.4.  High resolution cross-sectional TEM images of the NiGex film formed using 10-
pulses laser irradiation at the fluence of 300 mJ/cm2 per pulse. Lattice fringes that extend from 




 High resolution cross-sectional TEM images of the NiGex film formed using the 
10-pulses laser irradiation at the fluence of 300 mJ/cm2 per pulse is shown in Fig. 5.4. 
Lattice fringes that extend from the Ge substrate into the NiGex layer indicate the 
excellent epitaxial quality of the NiGex film. A continuous and smooth germanide/Ge 
interface is also observed [Fig. 5.3 (b)]. This is in contrast to the NiGex film formed using 
the 10-pulses laser irradiation at the fluence of 150 mJ/cm2 per pulse, where the observed 











Fig. 5.5. (a) Low magnification and (b) high magnification cross-sectional TEM images of 
the NiGex film formed using 10-pulses laser irradiation at the fluence of 150 mJ/cm2 per pulse. 
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 In addition, the thickness of the NiGex film formed using 10-pulses laser 
irradiation at the fluence of 150 mJ/cm2 per pulse [Fig. 5.5 (b)] is also observed to be 
thinner than the thickness of the NiGex film formed using 10-pulses laser irradiation at 
the fluence of 300 mJ/cm2 per pulse [Fig. 5.3 (b)]. There is an increase in the thickness of 
the NiGex film with an increase in laser fluence, even as the number of pulses is kept the 
same. The NiGex film formed using 10-pulses LA at the fluence of 150 mJ/cm2 per pulse 
and 300 mJ/cm2 per pulse has a thickness of ~18 nm and ~70 nm, respectively. 
 Energy dispersive X-ray spectroscopy (EDX) analysis was next used to examine 
the composition of the NiGex films. EDX analysis at localized spots for the NiGex film 
formed with a 10-pulses laser irradiation at the fluence of 150 mJ/cm2 per pulse (Fig. 5.5) 
reveal Ni:Ge atomic ratio of  ~ 10:90. The other NiGex film formed with a 10-pulses laser 
irradiation at the fluence of 300 mJ/cm2 per pulse (Fig. 5.4) has Ni:Ge atomic ratios of  
~25:75 near the Ge substrate, and ~ 52:48 at the top of the surface. The Ni:Ge atomic 
ratios of 10:90 and 25:75 indicate that a Ge-rich layer was formed for both samples even 
though different fluence was used. However, it is important to note that EDX analysis is 
not an accurate way to identify the nickel germanide phase as scattering from Ge 
substrate may contribute to the Ge peak in the EDX spectrum. Two other material 
characterization methods (RBS and XRD) were also employed in determining the phase 
of the NiGex film formed using a 10-pulses laser irradiation at the fluence of 300 mJ/cm2 
per pulse and will be shown later. This 10-pulses laser irradiated NiGex film at the 
fluence of 300 mJ/cm2 per pulse is of interest as it demonstrates lower sheet resistance 
(Fig. 5.2) and better interfacial morphology than the NiGex film formed using a 10-pulses 
laser irradiation at the fluence of 150 mJ/cm2 per pulse (Fig. 5.5).  
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 The TEM images for rapid-thermal-annealed Ni on Ge are shown in Fig. 5.6 and 
distinct grain boundaries of the polycrystalline germanide film are observed. This is in 
contrast to the TEM images of the laser-annealed films shown in Figs. 5.3, 5.4 and 5.5, 
where there is an absence of grain boundaries. EDX analysis at localized spots for the 
rapid-thermal-annealed film reveal Ni:Ge atomic ratio of ~1:1, and this indicates the 










Fig. 5.6. (a) Low magnification and (b) high magnification cross-sectional TEM images of 
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Fig. 5.7. Rutherford backscattering spectrum of the NiGex film formed using 10-pulses 
laser irradiation at a fluence of 300 mJ/cm2 per pulse. The simulation fitted to the experimental 
data indicates a 470×1015atoms/cm2 thick Ni0.32Ge0.68 has formed (Ni:Ge ~ 1:2.1).  
 
 To more accurately determine the composition of the NiGex film, Rutherford 
backscattering spectroscopy (RBS) was performed on the sample formed using a 10-
pulses laser irradiation at the fluence of 300 mJ/cm2 per pulse. A collimated 2 MeV He+ 
beam was perpendicularly incident to the sample under high vacuum, and ions 
backscattered at 160° were measured with an ORTEC Ultra detector. The measured 
spectrum and a simulation performed using SIMNRA code [5.18] in Fig. 5.7 shows a 
non-uniform Ge content and the presence of a Ni peak near the surface. The fit indicates 
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that a 470×1015 atoms/cm2 thick Ni0.32Ge0.68 layer was formed. The Ni:Ge ratio is 
calculated to be 1:2.1, which is close to that of the nickel digermanide (NiGe2) phase. 
 X-ray diffraction (XRD) [using a Bruker D8 general area detector diffraction 
system (GADDS) that is equipped with a two-dimensional (2D) detector and Cu Kα 
radiation (λ = 0.15418 nm)] was also conducted to determine the phases of the germanide 
films. 





















Fig. 5.8. X-ray diffraction (XRD) general area detector diffraction system (GADDS) scan 
of germanide films formed by RTA at 350 °C for 30 s and 10-pulses LA at a fluence of 300 
mJ/cm2 per pulse. In (a), rings of uniformly distributed intensity indicate a polycrystalline NiGe 
film formed by RTA. In contrast, high intensity and well defined spots in (b) indicate an epitaxial 





 Figs. 5.8 and 5.9 show the 2D θ–2θ XRD patterns and phase analysis obtained 
from blanket samples formed by RTA and LA, respectively. Each pattern in Fig. 5.8 is 
known as Debye diffraction ring, and is a plot of diffraction intensity for a given 
diffraction angle 2θ (x-axis) and χ (y-axis). Debye diffraction rings with uniformly 
distributed intensity are observed in Fig. 5.8 (a) and they indicate a polycrystalline film 
comprising of randomly oriented grains that correspond to NiGe (111), (021), (211), 
(121), (002), and (301) lattice planes [Fig. 5.9 (a)]. In contrast, high intensity and well-
defined bright spots located in the centre of the Debye diffraction ring (χ = -90°) and off-
center positions in Fig. 5.8 (b) imply diffraction from an epitaxial film with NiGe2 (400), 
NiGe2 (511) and NiGe (320) phases [Fig. 5.9 (b)]. These results agree with the EDX 
analysis at localized spots, where a Ge-rich layer was detected near to the Ge substrate 
and a NiGe layer was detected close to the surface. 
The diffraction integrated intensity distribution as a function of χ is also shown in 
Fig. 5.10. The two bright spots observed in Fig. 5.8 (b) have 2θ of 47.1 ° [Fig. 5.9 (b)], 
and χ of -111 ° and -67.3 ° (Fig. 5.10), respectively. The χ values indicate that 50 % of 
the (511) planes are tilted with respect to the (400) plane at χ of -21.7 ° and 22 °. 
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Fig. 5.9. X-ray diffraction (XRD) phase analysis of nickel germanide films formed by 
RTA at 350 °C for 30 s and 10-pulses LA at the fluence of 300 mJ/cm2 per pulse. Nickel mono-
germanide NiGe phase with (111), (021), (211), (121), (002), (301) lattice planes are observed in 
(a), whereas nickel digermanide NiGe2 phase with (400), (511) lattice planes and nickel mono-






















LA ( 10 pulses, 300 mJ/cm2 per pulse)
 
Fig. 5.10. XRD integrated intensity distribution as a function of χ for the NiGex film formed 
using 10-pulses LA at the fluence of 300 mJ/cm2 per pulse indicates that (511) planes are tilted. 
 
5.4  Electrical characterization of contact devices that 
received laser and rapid thermal anneal 
 The room temperature current-voltage (I-V) characteristics of the contact devices 
formed using 10-pulses laser irradiation at the fluence of 300 mJ/cm2 and RTA at 350 °C 
for 30 s are plotted in Fig. 5.11. For the laser-annealed Schottky diode with NiGe2 
contact, the higher reverse current in the negative-bias region indicates that a lower ΦBn,eff 
was achieved, as compared to the Schottky diode with NiGe contact formed by rapid 
thermal annealing. 
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Fig. 5.11. Current-voltage (I-V) characteristics of the nickel germanided contact devices 
formed by 10-pulses laser irradiation at the fluence of 300 mJ/cm2 per pulse and RTA at 350 °C 
for 30 s. A higher reverse current is observed in the negative-bias region for the laser-annealed 
Schottky diode with NiGe2 contact and this indicates a lower ΦBn,eff, as compared to Schottky 
diode with NiGe contact formed by rapid thermal annealing. 
  
 An extraction of the ΦBn,eff for the laser-annealed NiGe2/n-Ge(100) and rapid-
thermal-annealed NiGe/n-Ge(100) contact devices was performed using the Richardson 
plots in Fig. 5.12 and 5.13, respectively. The Richardson plots were obtained using I-V 
curves at various temperatures (inset).  
 The ΦBn,eff  for the contact devices can be obtained from the following equation 
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eff sd I Tk
q d T
Φ = − ,                                           (5.1) 
where q is the electronic charge, T is the temperature in degrees Kelvin, k is the 
Boltzmann constant, and Is is obtained by extrapolating the log{I/[1-exp(-qV/kT)]} versus 
V curve to V equals zero [5.19]. 
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Fig. 5.12. Richardson plot for the extraction of ΦBn,eff for the NiGe2/n-Ge(100) contact 
device that received a 10-pulses laser anneal at the fluence of 300 mJ/cm2 per pulse. The inset 
shows the multi-temperature I-V characteristics of the contact device, measured from 300 K to 
400 K, in steps of 20 K. An ΦBn,eff of 0.37 eV was obtained. 
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Fig. 5.13. Richardson plot for the extraction of ΦBn,eff for the NiGe/n-Ge(100) contact 
device that received rapid thermal anneal at 350 °C for 30 s. The inset shows the multi-
temperature I-V characteristics of the contact device, measured from 300 K to 400 K, in steps of 
20 K. An ΦBn,eff of 0.60 eV was obtained. 
 
 From the slopes of the Richardson plot in Figs. 5.12 and 5.13, an ΦBn,eff of        
0.37 eV is obtained for the laser-annealed contact device, and an ΦBn,eff of 0.60 eV is 
obtained for the rapid-thermal-annealed contact device. This implies that the Fermi level 
pinning effect has been suppressed by the formation of NiGe2 phase using laser 
annealing. 
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Fig. 5.14. Cumulative distribution plot of Is for NiGex/Ge(100) contact devices that 
received RTA and LA. 
 
 The device-to-device uniformity of the ΦBn,eff values was also examined. I-V 
characteristics from ten contact devices across each wafer were measured and Is was 
extracted.  Fig. 5.14 shows the cumulative distribution plot of Is for contact devices that 
received laser anneal and rapid thermal anneal. It is observed from Fig. 5.14 that the 
median Is of the laser-annealed contact devices is about two orders of magnitude higher 
than the median Is of rapid-thermal-annealed contact devices. This finding reinforces the 
fact that laser annealing is effective in increasing Is, and modulating the ΦBn,eff. The tight 
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Is distribution for both device splits also indicates good device-to-device uniformity. The 
formation mechanism of the NiGe2 phase by laser annealing, and the cause for the 
lowering of effective electron Schottky barrier height at the NiGe2/Ge interface will be 
discussed in the following sections. 
 
5.5  Discussion on the formation mechanism of NiGe2 from 
both kinetic and thermodynamic aspects of the reaction  
 Two important observations have been made so far: (1) the presence of a 
metastable NiGe2 phase, and (2) the epitaxial nature of NiGe2 on Ge.  It is surprising to 
observe the NiGe2 phase in the nickel germanide film as there exists no stable NiGe2, 
although a previous study reported that metastable NiGe2 can be synthesized under high 
pressure (5.5 GPa) and high temperature (700 °C) [5.17].  Simulation of laser interaction 
with Ni and Ge using COMSOL Multiphysics software [5.20] in Fig. 5.15 shows that the 
maximum interfacial temperature generated in the sample during LA is 588 °C, less than 
the temperature used in Ref. [5.17]. Hence, the phenomenon observed here is unexpected. 
 The absence of a stable NiGe2 phase in Ni-Ge binary system is due to the fact that 
the phase transformation NiGe + Ge → NiGe2 is not thermodynamically favorable, i.e., 
the free energy change of the transformation is                  
                              
2 NiGe  NiGe Ge
-  -   > 0f f f fG G G GΔ = Δ Δ Δ  ,                                         (5.2) 
where 
2 NiGef
GΔ ,  NiGefGΔ  and GefGΔ are the free energies of formation of NiGe2, NiGe, 
and Ge, respectively.  While a positive fGΔ is responsible for the absence of NiGe2 in the 
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LA (10 pulses, 300 mJ/cm2 per pulse)
 
Fig. 5.15. Simulation of the temperature generated at the Ni/Ge interface as a function of 
elapsed time using COMSOL Multiphysics software. 
 
bulk form, the case becomes different for phase transformation from a thin NiGe film on 
crystalline Ge substrate to a thin NiGe2 film where the interfacial, surface, and strain 
energies become important additional thermodynamic parameters to consider. Here, the 
change of free energy for the total system totalGΔ  for a given thickness t of NiGe2 on a 
unit area can be expressed as  
                     2 2
2
 NiGe  NiGe Ge NiGe NiGe
NiGe /  Ge NiGe / Ge
  ( -  -  ) + (  -  ) 
               + (  -  )       +   (  ) 
total f f f
i i strain
G t G G G
G G t G
σ σΔ = Δ Δ Δ Δ Δ




σΔ and NiGeσΔ are the surface energies of NiGe2 and NiGe, respectively,  
2NiGe /  Gei
GΔ  and NiGe / GeiGΔ  are the interfacial free energies for NiGe2 and NiGe on Ge, 
respectively, and strainGΔ  is the strain energy due to phase transformation.  Assuming that 
the surface energies of NiGe2 and NiGe are the same (both quantities are unknown) and 
the film is strain-free, the remaining two thermodynamic factors in the equation 
determine whether the phase transformation proceeds or is prohibited.  From eq. (5.3), 
one can conclude that a negative totalGΔ  can be achieved (neglecting the second and forth 
terms) if the following two requirements are satisfied, i.e., 
2
2
NiGe /  Ge NiGe / Ge
 NiGe  NiGe Ge
(  -  )
 < - 







Δ Δ Δ . (5.4)       and     2NiGe /  Ge NiGe / Ge-   0i iG GΔ Δ < .   (5.5)  
In other words, the significant reduction of interfacial energy between epitaxial NiGe2 
and Ge(100) (as compared to that of polycrystalline NiGe/Ge(100) interface), makes the 
two critical requirements in (5.4) and (5.5) to be satisfied, and consequently generates the 
thermodynamic driving force for the transition of NiGe phase to NiGe2 phase, and its 
epitaxial nature. 
A further validation of this analysis is provided by an experiment where Ni films 
on Ge(111) substrates were laser-annealed under the same conditions (10 pulses, 300 
mJ/cm2 per pulse), and the NiGe2 phase was not formed. This is observed in the XRD 
plots in Fig. 5.16. Here, epitaxial orthorhombic structure NiGe2 simply cannot be 
constructed on the Ge(111) surface, and only NiGe(320) phase is present. 
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Fig. 5.16. (a) XRD GADDS scan and (b) phase analysis of the germanide film formed by 
10-pulses laser irradiation of Ni at a fluence of 300 mJ/cm2 per pulse on Ge(111) substrate. 
Epitaxial nickel digermanide NiGe2 is absent, and only NiGe(320) phase is observed. 
 
Apart from the influence of thermodynamics, the kinetics of the LA-initiated 
reaction also contributes to the formation of the continuous NiGe2 film. It must be 
pointed out that a classical nucleation model may not be applicable here due to the 
positive fGΔ . Nevertheless, this phase transformation from NiGe to NiGe2 is a thermally 
activated process and can be characterized by an activation energy ΔG* which probably 
has a large value.  RTA at low temperatures (e.g. 350 °C) will not provide a sufficiently 
large thermal energy to overcome the high activation energy barrier. At 500 °C and 
above, the activation energy may be surmounted, but the slow ramp-down rate during 
RTA will result in severe agglomeration of the film [5.21].  In an agglomerated film, the 
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effective thickness of the individual NiGe2 islands is much greater the critical thickness t 
(by the conservation of mass) and therefore requirement (5.4) is no longer satisfied.  
Also, with the reduced effective interfacial area, the influence of the free energies of 
formation becomes more dominant. Thus, epitaxial and continuous NiGe2 film will not 
form from a RTA reaction even with high temperatures.  On the contrary, LA overcomes 
this high activation energy barrier with its high interfacial temperature (588 °C).  The fast 
heating and quenching of the film in nanoseconds also leaves little time for 
agglomeration to happen. Thus, the integrity of the NiGe2 film is retained, and a 
continuous NiGe2 film is formed epitaxially. 
 
5.6  Discussion on the effect of epitaxial NiGe2 on the effective 
electron Schottky barrier height 
 The strong Fermi level pinning (FLP) effect at the metal/Ge interfaces have been 
attributed to several factors. They include (1) metal-induced gap states (MIGS) [5.22] or 
(2) interface states due to defects, dangling bonds, or structural disorder [5.23]-[5.25]. 
 The ΦBn,eff values obtained from the Richardson plots in Figs. 5.12 and 5.13 show 
the lowering of ΦBn,eff by 0.23 eV for the epitaxial-NiGe2/n-Ge(100) interface. This 
indicates a suppression of the strong FLP effect observed for most metal/Ge interfaces. A 
reason for such a phenomenon can be attributed to the reduction in the density of 
interface states induced by dangling bonds and structural disorder.  
 Epitaxial NiGe2 film formed by laser annealing has a (400) plane [XRD plot in 
Fig. 5.8 (b)] that is parallel to the Ge(100) surface, and an epitaxial relationship 
NiGe2(100)[010]//Ge(100)[010] can be constructed.  A simulation of the atomic structure 
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at NiGe2/Ge interface (Fig. 5.17) using first-principles calculations shows that the 
interfacial atoms can be arranged such that there is no dangling or broken bond for this 




Fig. 5.17. First principles simulation of the atomic structure at the NiGe2/Ge(100) interface 
using Vienna Ab Initio Simulation Package (VASP).  
 
 This simulation therefore not only reinforces the fact that a thin metastable NiGe2 
film can be formed due to its ability to be constructed epitaxially on Ge(100), but also 
results in the elimination of dangling bonds which will consequently reduce the ΦBn,eff. 
This phenomenon is similar to the ΦBn,eff lowering effect observed at the epitaxial-
Fe3Si/n-Ge(111) interface, where Fe3Si is atomically matched with Ge(111) and was 




5.7  Summary 
In summary, pulsed excimer laser anneal of a nickel film on Ge(100) resulted in 
an epitaxial, continuous, and germanium-rich nickel germanide (NiGex) film. A 
metastable phase, nickel digermanide (NiGe2), was observed and is found to coexist with 
the mono-nickel germanide phase (NiGe) in the NiGex film by using a laser fluence of 
300 mJ/cm2. The formation of the metastable NiGe2 by LA is explained in terms of the 
ability of the orthorhombic structure NiGe2 to construct epitaxially on Ge(100) due to the 
reduced interfacial energy at NiGe2/Ge(100) interface, and the kinetic aspects of the laser 
annealing reaction associated with phase transformation and film agglomeration. In 
addition, the reduced ΦBn,eff of 0.37 eV for NiGe2 on Ge(100) is observed and it can be 
attributed to the reduction in the density of interface states induced by dangling bonds. 
The results of this study provide an alternative method of lowering the ΦBn,eff at the 
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Chapter 6  
 




6.1  Conclusion  
 Continuous scaling of complementary metal-oxide-semiconductor (CMOS) field-
effect transistors (FETs) for better speed performance currently faces significant 
challenges. High parasitic source/drain (S/D) series resistance RSD is a bottleneck for 
achieving high drive current in CMOS devices at 22 nm technology node and beyond 
[6.1]. A major contribution of the S/D series resistance is the contact resistance Rc at the 
metal/semiconductor interface [6.2]-[6.3]. Reducing the effective Schottky barrier height 
ΦBeff at this interface would reduce Rc. 
 In this thesis, four different contact engineering techniques were explored to 
modulate the effective electron Schottky barrier height ΦBn,eff of silicide and germanide on 
silicon (Si), silicon-carbon (Si:C), and germanium (Ge) S/D materials. They were (1) 
nickel silicide contact formation on Si:C substrates with different substitutional carbon 
concentration, (2) ammonium sulfide chemical treatment of Si before nickel silicide 
contact formation, (3) deposition of a layer of dysprosium on Si before nickel silicide 
contact formation, and (4) excimer laser anneal of nickel on Ge. Both electrical and 
material characterization were performed to study the effectiveness of the 
abovementioned techniques to lower the ΦBn,eff at the silicide/Si and germanide/Ge 
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interfaces. The main contributions of this thesis are listed in Table 6.1 and summarized in 
the following sub-sections. 
 
Table 6.1. A summary of the effective electron Schottky barrier height ΦBn,eff reduction 
achieved with the four different Schottky barrier engineering techniques demonstrated in this 
thesis.  
 







A. On Si1-yCy(100)   
1. NiSi:C (Csub = 0 %) 
2. NiSi:C (Csub = 0.5 %) 
3. NiSi:C (Csub = 1 %) 
















B. On Si(100)  
1. NiSi 
2. NiSi with (NH4)2S 
    chemical treatment 








37 %  
 
C. On Si(100)  
1. NiSi2 
2. NiSi2 formed by     
    silicidation of Ni-Dy   
    film stack 
 
 





80 %  
 
 
D. On Ge(100)   
















6.2 Contributions of this Thesis 
6.2.1 Schottky Barrier Height Lowering of Nickel Silicide on Silicon-carbon Films 
with Different Substitutional Carbon Concentration  
 This Chapter discussed the modulation of ΦBn,eff of nickel silicide NiSi:C on 
epitaxial silicon-carbon Si:C films with different substitutional carbon concentration Csub. 
Si:C films with Csub of 0.5 %, 1 %, and 1.5 % were used. The ΦBn,eff of NiSi:C/Si:C was 
found to decrease with an increasing Csub. When NiSi:C was formed on Si:C with the 
highest Csub (1.5 %), a substantial modulation of 0.2 eV was observed and an ΦBn,eff of 
0.52 eV was achieved. The lowering of ΦBn,eff is attributed to the decrease in the energy 
level of the conduction band edge of strained Si:C. The strain in Si:C causes an energy 
split between the Δxy valley and Δz valley and reduces the Δz valley energy. This results in 
an increase in electron affinity and consequently a decrease in ΦBn,eff. In addition, there 
was also enhanced thermal stability in the NiSi:C films formed on Si:C with increasing 
Csub. Low values of sheet resistance were observed even for high silicidation 
temperatures up to 850 °C. This is attributed to the segregation of carbon atoms at the 
grain boundaries of the polycrystalline NiSi:C film that retards grain growth and 
agglomeration. The results of this study are useful for the integration of NiSi:C contacts 
in strained n-MOSFETs using silicon-carbon source/drain stressors. 
 
6.2.2 Schottky Barrier Height Lowering of Nickel Silicide on Si(100) using Pre-
silicide Ammonium Sulfide Treatment  
 This Chapter discussed the modulation of ΦBn,eff of nickel mono-silicide NiSi on 
Si(100) using pre-silicide ammonium sulfide (NH4)2S treatment. The solid-state 
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silicidation reaction of Ni and Si at an annealing temperature of 450 °C after (NH4)2S 
treatment formed low resistivity NiSi phase that is polycrystalline in nature and 
introduced sulfur (S) donor-like traps at the NiSi/Si junction. This was confirmed by X-
ray diffraction (XRD) and secondary ion mass spectrometry (SIMS) analysis, 
respectively. The sulfur donor-like traps with trap energy level at 0.275 eV below the Si 
conduction band and located at the NiSi/Si junction led to the lowering of ΦBn,eff by 0.26 
eV, and resulted in an ΦBn,eff of 0.42 eV. Owing to the different physical locations of 
sulfur donor-like traps at the NiSi/Si interface, and in the depletion region, processes such 
as trap-assisted tunneling and generation of electron-hole pairs can participate in the 
carrier transport across the junction and cause a reduction in the ΦBn,eff. This study 
provides an alternative method for lowering the ΦBn,eff at the NiSi/Si interface for silicon 
n-MOSFETs. 
 
6.2.3 Schottky Barrier Height Lowering of Nickel Disilicide on Si by Silicidation of 
Dual Layer Nickel and Dysprosium Film Stack  
This Chapter discussed the modulation of ΦBn,eff of nickel disilicide NiSi2 on Si by 
silicidation of a dual layer nickel-dysprosium (Ni-Dy) film stack. The formation 
mechanism of NiSi2 was elucidated and explained from both the thermodynamic and 
kinetic aspects of the solid-state reaction. Due to the formation of inverted NiSi2 
pyramids, substantial lowering of the ΦBn,eff at the silicide/Si interface was achieved. The 
high electric field at the tip of the inverted NiSi2 pyramids increases the tunneling 
probability of electrons, and results in thermionic-field emission (TFE) being the 
dominant carrier transport mechanism at the NiSi2/Si interface. This contributes 
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significantly to the increase in reverse bias current and reduces the ΦBn,eff. An analytical 
expression for the localized electric field was derived and calculated to be as high as ~ 
1.9 ×  106 V/cm based on our experimental result. In addition, double-gate n-channel 
FinFETs with NiSi2 contacts also showed an enhancement in drive current and reduction 
in series resistance over control FinFETs with NiSi contacts. This implies that using Dy 
interlayer to form NiSi2 contacts can be promising for advanced technology nodes, where 
parasitic source/drain series resistance become a dominant factor in MOSFETs with short 
gate lengths.  
 
6.2.4 Schottky Barrier Height Lowering of Epitaxial Nickel Digermanide NiGe2 on 
Ge(100) using Pulsed Laser Anneal 
This Chapter discussed the modulation of ΦBn,eff of nickel digermanide NiGe2 (a 
metastable phase that is not expected in the Ni-Ge binary system) on Ge(100). NiGe2 is 
formed by pulsed excimer laser anneal of nickel on Ge(100) at a laser fluence of 300 
mJ/cm2. The formation mechanism of NiGe2 was elucidated and explained in terms of the 
ability of the orthorhombic structure NiGe2 to construct epitaxially on Ge(100) due to the 
reduced interfacial energy at NiGe2/Ge(100) interface, and the kinetic aspects of the laser 
annealing reaction associated with phase transformation and film agglomeration. In 
addition, a reduced ΦBn,eff of 0.37 eV was achieved at the NiiGe2/Ge(100) interface. The 
ΦBn,eff lowering effect is attributed to the reduction in the density of interface states 
induced by dangling bonds. The results of this study provide an alternative method of 
lowering the ΦBn,eff at the metal/Ge interface for germanium n-MOSFETs. 
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6.3   Future Directions 
A.  Employing Selenium-containing Chemical Solutions for Contact Engineering 
in Si Devices 
 In Chapter 3, sulfur (S) containing ammonium sulfide (NH4)2S chemical solution 
was used to treat the silicon surface before nickel silicide contact formation. The sulfur 
donor-like traps with trap energy level at 0.275 eV below the Si conduction band, and 
located at the NiSi/Si junction, led to a reduction of the ΦBn,eff. Further exploration of 
other chemical solutions that contain chalcogens, for example SeS2:CS2 solution [6.5], 
can be employed to study its effect on ΦBn,eff at the metal/Si interface. Similar to sulfur 
donor-like traps, the trap energy level of Se is 0.31 eV [6.6] below the Si conduction 
band, and may possibly reduce the ΦBn,eff at the metal/Si interface. 
 
B. Comprehensive Study to determine the Local Density of States (LDOS) of the 
NiGe2/Ge System using First-principles Calculations  
 Fermi-level pinning at the metal/Ge interface is a technological roadblock for 
achieving high performance n-channel MOSFETs. In Chapter 5, a relatively low ΦBn,eff of 
0.37 eV at the NiGe2/Ge(100) interface was experimentally achieved and is attributed to 
the reduction in the density of interface states induced by dangling bonds. Further 
exploration in this area can be a comprehensive study to determine the local density of 





C.  Contact Engineering for III-V Devices using Laser Anneal 
 III-V compound semiconductors are attractive alternative channel materials to 
replace Si for high performance n-MOSFETs as they have higher electron mobility and 
lower electron effective mass. Self-aligned NiInxGa1-xAs alloy contacts for n-channel 
InxGa1-xAs MOSFETs were demonstrated using rapid thermal anneal at 250 °C for 1 
minute [6.7]-[6.8]. Further exploration in this area can be conducted by forming self-
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